configure.ac: add libutil to the dependency list
[openocd.git] / src / target /
2020-11-07 Kevin Yangtarget: Examine subsequent targets after failure 55/5855/5
2020-11-07 Marc Schinktarget/image: Use proper data types 19/5919/3
2020-11-07 Adrian Negreanusemihosting: print the semihosting operation id 23/5923/3
2020-11-07 Tarek BOCHKATIarmv7m: add a TCP channel to stream captured trace 45/5345/9
2020-11-07 Tarek BOCHKATIserver: permit the add_service function to return the... 17/5717/4
2020-11-04 Antonio Borneotarget/adi_v5_jtag: remove unused global variable 01/5901/2
2020-11-04 Antonio Borneocortex_m: declare local functions as static 00/5900/2
2020-11-04 Antonio Borneotarget: declare local symbols as static 95/5895/2
2020-11-04 Antonio Borneotarget: handle command 'target current' when no target... 81/5881/2
2020-11-04 Antonio Borneogdb_server: allow multiple GDB connections to selected... 65/5865/2
2020-11-04 Antonio Borneotarget/arm_cti: use adiv5_jim_mem_ap_spot_configure() 69/5869/4
2020-11-04 Antonio Borneotarget/arm_adi_v5: add helper to get mem_ap spot in... 57/5857/6
2020-10-30 Christopher Headtarget: restore last run state after profiling 37/5237/5
2020-10-30 Christopher Headtarget/cortex_m: reduce duplication in profiling 36/5236/5
2020-10-30 Christopher Headtarget: allow profiling from running 35/5235/5
2020-10-24 Evgeniy Didintarget/arc: introduce watchpoints support 67/5867/3
2020-10-22 Sylvain Chouleurcortex_m: support control.FPCA 53/5853/3
2020-10-14 Antonio Borneoriscv: fix compile error 56/5856/2
2020-10-14 Tim NewsomeUpstream tons of RISC-V changes. 21/5821/11
2020-10-11 Antonio Borneotarget/aarch64: fix use of 'target->private_config' 47/5847/2
2020-10-11 Kevin Yangtarget/aarch64: Use apnum setting 31/5831/4
2020-10-03 Daniel Trnkatarget/cortex_m.c: vector_catch command checks if a... 13/5813/2
2020-10-03 Mete Balcitarget/aarch64: a64 disassembler 04/5004/5
2020-09-27 Marc SchinkUse capstone for ARM disassembler 12/4812/7
2020-09-20 Tarek BOCHKATIcortex_m: add detection of Cortex M35P and M55 99/5799/2
2020-09-20 Tarek BOCHKATIcortex_m: read and display core security state 98/5798/2
2020-09-20 Tarek BOCHKATIarmv8-m: add SecureFault exception 97/5797/2
2020-09-05 Antonio Borneotarget: avoid checking for non NULL pointer to free it 09/5809/3
2020-09-05 Stafford Horneopenrisc: Fix segv jsp due to free of unallocated data 93/4093/2
2020-09-05 Antonio Borneoopenocd: fix command's usage string 24/5824/2
2020-09-05 Antonio Borneotarget/arc: fix command's usage string 22/5822/2
2020-09-05 Antonio Borneotarget: use proper format with uint32_t 18/5818/2
2020-09-05 Antonio Borneoadi_v5: use macro DP_APSEL_MAX to allocate struct adiv5_ap 06/5806/2
2020-09-05 Samuel ObuchFix debug prints when loading to flash 00/5800/4
2020-08-08 Antonio Borneotarget: fix memory leaks on target_create() fail 76/5776/2
2020-08-08 Mikhail Rasputintarget: fix registers reading from non examined target 27/5727/4
2020-08-02 Antonio Borneotarget/arm11: fix memory leaks, including register... 94/5694/4
2020-08-02 Antonio Borneotarget: use one second timeout while halting target... 87/5687/2
2020-07-26 Antonio Borneotarget: fix minor typos and duplicated words 66/5766/3
2020-07-26 Antonio Borneotarget/arm720t: fix memory leak of register cache 97/5697/4
2020-07-26 Antonio Borneotarget/arm7tdmi: fix memory leak of register cache 96/5696/4
2020-07-26 Antonio Borneotarget/xscale: fix memory leak of register cache 95/5695/4
2020-07-26 Antonio Borneotarget: fix memory leaks on targets based on arm9tdmi 99/5699/5
2020-07-26 Jiri Kastnersrc/target/arm_adi_v5.c: add Cortex-A35 related entries 73/5773/6
2020-07-26 Jiri Kastnersrc/target/arm_adi_v5.c: resorted ids 72/5772/3
2020-07-26 Evgeniy Didintarget/arc: Introduce Actionpoints support 63/5763/5
2020-07-08 Antonio Borneocoding style: add arguments to function prototypes 30/5630/3
2020-07-08 Antonio Borneocoding style: fix space separation 27/5627/4
2020-07-08 Antonio Borneocoding style: fix print of hex values as decimal 24/5624/4
2020-07-08 Antonio Borneotarget/arm926ejs: fix memory leaks 98/5698/4
2020-06-27 Antonio Borneotarget: do not print an error on shutdown in target... 10/5710/2
2020-06-27 Evgeniy Didintarget/arc: Introduce L1I,L1D,L2 caches support 88/5688/5
2020-06-27 Lucasaarch64: Add support for debugging in HYP mode on ARMv8... 55/5255/4
2020-06-18 Marc Schinktarget/armv7m_trace: Calculate prescaler for external... 10/5610/3
2020-06-06 Antonio Borneocoding style: fix multi-line dereferencing 29/5629/4
2020-06-06 Antonio Borneotarget/cortex_a: fix memory leak of register cache 93/5693/3
2020-06-06 Antonio Borneotarget/mem_ap: fix two memory leaks 00/5700/2
2020-06-06 Antonio Borneotarget/cortex-m: enable C_DEBUGEN during examine 02/5702/2
2020-06-06 Tarek BOCHKATIarm_adi_v5: dap_ti_be_32_quirks_command minor simplific... 08/5708/2
2020-06-06 Tarek BOCHKATIarm_adi_v5: enhance command error reporting 54/5654/5
2020-05-24 Antonio Borneoopenocd: properly use jim data types 62/5662/2
2020-05-24 Ake Rehnmanstm8 target: make adapter speed settings work 48/5548/4
2020-05-24 Antonio Borneoswim: fix adapter speed handling 29/5529/6
2020-05-24 Antonio Borneoswim: abstract the transport in stm8 target 28/5528/6
2020-05-24 Tarek BOCHKATIarm_disassembler: fix typo 'ARM_UNKNOWN_INSTUCTION... 57/5657/2
2020-05-14 Antonio Borneotarget/arc: fix build with clang 55/5655/2
2020-05-12 iosabicortex_m: make bit fields in cortex_m unsigned. 83/5583/6
2020-05-09 Antonio Borneocoding style: open function's brace at beginning of... 28/5628/3
2020-05-09 Antonio Borneocoding style: wrap lines longer than 120 chars 26/5626/3
2020-05-09 Antonio Borneocoding style: let "else" follow the close brace 23/5623/2
2020-05-09 Antonio Borneocoding style: add missing space when split strings 20/5620/2
2020-05-09 Antonio Borneocoding style: avoid unnecessary line continuations 19/5619/2
2020-05-09 Antonio Borneocoding style: add parenthesis around the argument of... 18/5618/2
2020-05-09 Antonio Borneocoding style: remove useless break after a goto or... 17/5617/2
2020-05-08 Evgeniy Didintarget/arc: introduce breakpoint functionality 41/5641/3
2020-05-08 Evgeniy Didintarget/arc: introduce arc_read/write_instruction functions 40/5640/2
2020-05-08 Evgeniy Didintarget/arc: Add initial stepping functions 43/5643/2
2020-05-03 Tomas Vanektarget/armv7m: cosmetic refactorization 26/5326/2
2020-05-02 Antonio Borneocoding style: src: remove empty lines at end of text... 72/5172/6
2020-04-24 Kevin Burketarget/armv8: Add ARM target name on halt status 71/5571/2
2020-04-21 Tomas Vanektarget/armv7m: minor fixes of target algo exit point... 29/5329/2
2020-04-21 Florian FainelliRemove BUILD_TARGET64 40/5240/4
2020-04-20 Evgeniy Didintarget/arc: remove saving context during reset 24/5524/3
2020-04-12 Antonio Borneocortex_m: remove deprecation for soft_reset_halt 14/5514/2
2020-04-12 Antonio Borneocortex_a: don't wait for target halted in deassert_reset() 72/5472/2
2020-04-09 Jan Matyastarget: added events TARGET_EVENT_STEP_START and _END 51/5551/3
2020-04-05 Tarek BOCHKATIarmv8: log the register name which we failed to read... 16/5516/2
2020-03-27 Evgeniy Didintarget/arc_cmd: Improve argument checks for commands 23/5523/4
2020-03-26 Marc Schinktarget: Add possibility to remove all breakpoints 16/4916/3
2020-03-26 Marc Schinktarget: Add function to remove all breakpoints 15/4915/3
2020-03-17 Marc Schinkrtos: Destroy RTOS and fix memory leak 79/5479/3
2020-03-12 Antonio Borneotarget/cortex_a: add hypervisor mode 61/5261/2
2020-03-12 Antonio Borneoarmv7a: access monitor registers only with security... 59/5259/2
2020-03-12 Antonio Borneotarget/armv4_5: remove unused macro 60/5260/2
2020-03-12 Antonio Borneoarm: Use different enum for core_type and core_mode 58/5258/2
2020-03-12 Antonio Borneoarm: fix reg num for Monitor mode 57/5257/2
2020-03-12 Antonio Borneotarget: fix crash with jimtcl 0.78 53/5453/2
2020-03-12 Tarek BOCHKATIsemihosting: add semihosting handlers to AArch64 74/5474/2
2020-03-12 Matthias Welwarskycortex_a: warn on broken debug_base setting 05/5105/3
2020-03-12 Tarek BOCHKATItarget/armv8_opcodes: use T32 instructions when the... 46/5346/3
next

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)