1 # This is the config for an Allwinner V3/V3s (sun8iw8).
4 # - Single core ARM Cortex-A7 with a maximum frequency of 1.2 GHz.
6 # - Support NEON Advanced SIMD(Single Instruction Multiple Data)instruction
7 # for acceleration of media and signal processing functions
8 # - Support Large Physical Address Extensions(LPAE)
9 # - VFPv4 Floating Point Unit
10 # - 32KB L1 Instruction cache and 32KB L1 Data cache
12 # - has some integrated DDR2 RAM.
14 # Pins related for debug and bootstrap:
16 # JTAG_TMS PF0, SDC0_D1
17 # JTAG_TDI PF1, SDC0_D0
18 # JTAG_TDO PF3, SDC0_CMD
19 # JTAG_TCK PF5, SDC0_D2
21 # None of UART ports seems to be enabled by ROM.
22 # UART0_TX PF2, SDC0_CLK Per default disabled
23 # UART0_RX PF4, SDC0_D3 Per default disabled
24 # UART1_TX PE21 Per default disabled
25 # UART1_RX PE22 Per default disabled
26 # UART2_TX PB0 Per default disabled
27 # UART2_RX PB1 Per default disabled
29 # JTAG is enabled by default after power on on listed JTAG_* pins. So far the
34 # 0220ms JTAG pins switched to SD mode
36 # The time frame of 20ms can be not enough to init and halt the CPU. In this
37 # case I would recommend to set: "adapter_khz 15000"
38 # To get more or less precise timings, the board should provide reset pin,
39 # or some bench power supply with remote function. In my case I used
40 # EEZ H24005 with this command to power on and halt the target:
41 # "exec echo "*TRG" > /dev/ttyACM0; sleep 220; reset halt"
42 # After this it is possible to enable JTAG mode again from boot loader or OS.
43 # Following DAPs are available:
45 # dap[1]->MEM-AP APB->CA7[0]
48 if { [info exists CHIPNAME] } {
49 set _CHIPNAME $CHIPNAME
54 if { [info exists DAP_TAPID] } {
55 set _DAP_TAPID $DAP_TAPID
57 set _DAP_TAPID 0x5ba00477
60 # No NRST or SRST is present on the SoC. Boards may provide
61 # some sort of Power cycle reset for complete board or SoC.
62 # For this case we provide srst_pulls_trst so the board config
63 # only needs to set srst_only.
64 reset_config none srst_pulls_trst
66 jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x01 -irmask 0x0f \
67 -expected-id $_DAP_TAPID
70 set _TARGETNAME $_CHIPNAME.cpu
71 target create $_TARGETNAME cortex_a -chain-position $_CHIPNAME.dap
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)