1 #Marvell/Intel PXA270 Script
2 # set jtag_nsrst_delay to the delay introduced by your reset circuit
3 # the rest of the needed delays are built into the openocd program
5 # set the jtag_ntrst_delay to the delay introduced by a reset circuit
6 # the rest of the needed delays are built into the openocd program
8 #use combined on interfaces or targets that can
\92t set TRST/SRST separately
9 reset_config trst_and_srst separate
11 #format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
12 jtag_device 7 0x1 0x7f 0x7e
15 target xscale little reset_halt 0 pxa27x
16 # maps to PXA internal RAM. If you are using a PXA255
17 # you must initialize SDRAM or leave this option off
18 working_area 0 0x5c000000 0x10000 nobackup
19 run_and_halt_time 0 30
20 #flash bank <driver> <base> <size> <chip_width> <bus_width>
22 flash bank cfi 0x00000000 0x1000000 2 4 0
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)