1 /***************************************************************************
2 * Copyright (C) 2008 by Spencer Oliver *
3 * spen@spen-soft.co.uk *
5 * Copyright (C) 2008 by David T.L. Wong *
7 * This program is free software; you can redistribute it and/or modify *
8 * it under the terms of the GNU General Public License as published by *
9 * the Free Software Foundation; either version 2 of the License, or *
10 * (at your option) any later version. *
12 * This program is distributed in the hope that it will be useful, *
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
15 * GNU General Public License for more details. *
17 * You should have received a copy of the GNU General Public License *
18 * along with this program; if not, write to the *
19 * Free Software Foundation, Inc., *
20 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
21 ***************************************************************************/
27 #include "mips_ejtag.h"
30 int mips_ejtag_set_instr(struct mips_ejtag
*ejtag_info
, int new_instr
, void *delete_me_and_submit_patch
)
34 tap
= ejtag_info
->tap
;
38 if (buf_get_u32(tap
->cur_instr
, 0, tap
->ir_length
) != (uint32_t)new_instr
)
40 struct scan_field field
;
44 field
.num_bits
= tap
->ir_length
;
46 buf_set_u32(field
.out_value
, 0, field
.num_bits
, new_instr
);
47 field
.in_value
= NULL
;
49 jtag_add_ir_scan(1, &field
, jtag_get_end_state());
55 int mips_ejtag_get_idcode(struct mips_ejtag
*ejtag_info
, uint32_t *idcode
)
57 struct scan_field field
;
59 jtag_set_end_state(TAP_IDLE
);
61 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_IDCODE
, NULL
);
63 field
.tap
= ejtag_info
->tap
;
65 field
.out_value
= NULL
;
66 field
.in_value
= (void*)idcode
;
68 jtag_add_dr_scan(1, &field
, jtag_get_end_state());
70 if (jtag_execute_queue() != ERROR_OK
)
72 LOG_ERROR("register read failed");
78 int mips_ejtag_get_impcode(struct mips_ejtag
*ejtag_info
, uint32_t *impcode
)
80 struct scan_field field
;
82 jtag_set_end_state(TAP_IDLE
);
84 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_IMPCODE
, NULL
);
86 field
.tap
= ejtag_info
->tap
;
88 field
.out_value
= NULL
;
89 field
.in_value
= (void*)impcode
;
91 jtag_add_dr_scan(1, &field
, jtag_get_end_state());
93 if (jtag_execute_queue() != ERROR_OK
)
95 LOG_ERROR("register read failed");
101 int mips_ejtag_drscan_32(struct mips_ejtag
*ejtag_info
, uint32_t *data
)
103 struct jtag_tap
*tap
;
104 tap
= ejtag_info
->tap
;
108 struct scan_field field
;
115 buf_set_u32(field
.out_value
, 0, field
.num_bits
, *data
);
118 jtag_add_dr_scan(1, &field
, jtag_get_end_state());
120 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
122 LOG_ERROR("register read failed");
126 *data
= buf_get_u32(field
.in_value
, 0, 32);
133 int mips_ejtag_step_enable(struct mips_ejtag
*ejtag_info
)
136 MIPS32_MTC0(1,31,0), /* move $1 to COP0 DeSave */
137 MIPS32_MFC0(1,23,0), /* move COP0 Debug to $1 */
138 MIPS32_ORI(1,1,0x0100), /* set SSt bit in debug reg */
139 MIPS32_MTC0(1,23,0), /* move $1 to COP0 Debug */
140 MIPS32_MFC0(1,31,0), /* move COP0 DeSave to $1 */
146 mips32_pracc_exec(ejtag_info
, sizeof(code
)/sizeof(code
[0]), code
, \
147 0, NULL
, 0, NULL
, 1);
151 int mips_ejtag_step_disable(struct mips_ejtag
*ejtag_info
)
154 MIPS32_MTC0(15,31,0), /* move $15 to COP0 DeSave */
155 MIPS32_LUI(15,UPPER16(MIPS32_PRACC_STACK
)), /* $15 = MIPS32_PRACC_STACK */
156 MIPS32_ORI(15,15,LOWER16(MIPS32_PRACC_STACK
)),
157 MIPS32_SW(1,0,15), /* sw $1,($15) */
158 MIPS32_SW(2,0,15), /* sw $2,($15) */
159 MIPS32_MFC0(1,23,0), /* move COP0 Debug to $1 */
160 MIPS32_LUI(2,0xFFFF), /* $2 = 0xfffffeff */
161 MIPS32_ORI(2,2,0xFEFF),
163 MIPS32_MTC0(1,23,0), /* move $1 to COP0 Debug */
166 MIPS32_MFC0(15,31,0), /* move COP0 DeSave to $15 */
172 mips32_pracc_exec(ejtag_info
, sizeof(code
)/sizeof(code
[0]), code
, \
173 0, NULL
, 0, NULL
, 1);
178 int mips_ejtag_config_step(struct mips_ejtag
*ejtag_info
, int enable_step
)
181 return mips_ejtag_step_enable(ejtag_info
);
182 return mips_ejtag_step_disable(ejtag_info
);
185 int mips_ejtag_enter_debug(struct mips_ejtag
*ejtag_info
)
188 jtag_set_end_state(TAP_IDLE
);
189 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_CONTROL
, NULL
);
191 /* set debug break bit */
192 ejtag_ctrl
= ejtag_info
->ejtag_ctrl
| EJTAG_CTRL_JTAGBRK
;
193 mips_ejtag_drscan_32(ejtag_info
, &ejtag_ctrl
);
195 /* break bit will be cleared by hardware */
196 ejtag_ctrl
= ejtag_info
->ejtag_ctrl
;
197 mips_ejtag_drscan_32(ejtag_info
, &ejtag_ctrl
);
198 LOG_DEBUG("ejtag_ctrl: 0x%8.8" PRIx32
"", ejtag_ctrl
);
199 if ((ejtag_ctrl
& EJTAG_CTRL_BRKST
) == 0)
200 LOG_DEBUG("Failed to enter Debug Mode!");
205 int mips_ejtag_exit_debug(struct mips_ejtag
*ejtag_info
)
210 /* execute our dret instruction */
211 mips32_pracc_exec(ejtag_info
, 1, &inst
, 0, NULL
, 0, NULL
, 0);
216 int mips_ejtag_read_debug(struct mips_ejtag
*ejtag_info
, uint32_t* debug_reg
)
220 MIPS32_MTC0(15,31,0), /* move $15 to COP0 DeSave */
221 MIPS32_LUI(15,UPPER16(MIPS32_PRACC_STACK
)), /* $15 = MIPS32_PRACC_STACK */
222 MIPS32_ORI(15,15,LOWER16(MIPS32_PRACC_STACK
)),
223 MIPS32_SW(1,0,15), /* sw $1,($15) */
224 MIPS32_SW(2,0,15), /* sw $2,($15) */
225 MIPS32_LUI(1,UPPER16(MIPS32_PRACC_PARAM_OUT
)), /* $1 = MIPS32_PRACC_PARAM_OUT */
226 MIPS32_ORI(1,1,LOWER16(MIPS32_PRACC_PARAM_OUT
)),
227 MIPS32_MFC0(2,23,0), /* move COP0 Debug to $2 */
231 MIPS32_MFC0(15,31,0), /* move COP0 DeSave to $15 */
237 mips32_pracc_exec(ejtag_info
, sizeof(code
)/sizeof(code
[0]), code
, \
238 0, NULL
, 1, debug_reg
, 1);
243 int mips_ejtag_init(struct mips_ejtag
*ejtag_info
)
245 uint32_t ejtag_version
;
247 mips_ejtag_get_impcode(ejtag_info
, &ejtag_info
->impcode
);
248 LOG_DEBUG("impcode: 0x%8.8" PRIx32
"", ejtag_info
->impcode
);
250 /* get ejtag version */
251 ejtag_version
= ((ejtag_info
->impcode
>> 29) & 0x07);
253 switch (ejtag_version
)
256 LOG_DEBUG("EJTAG: Version 1 or 2.0 Detected");
259 LOG_DEBUG("EJTAG: Version 2.5 Detected");
262 LOG_DEBUG("EJTAG: Version 2.6 Detected");
265 LOG_DEBUG("EJTAG: Version 3.1 Detected");
268 LOG_DEBUG("EJTAG: Unknown Version Detected");
271 LOG_DEBUG("EJTAG: features:%s%s%s%s%s%s%s",
272 ejtag_info
->impcode
& (1 << 28) ? " R3k": " R4k",
273 ejtag_info
->impcode
& (1 << 24) ? " DINT": "",
274 ejtag_info
->impcode
& (1 << 22) ? " ASID_8": "",
275 ejtag_info
->impcode
& (1 << 21) ? " ASID_6": "",
276 ejtag_info
->impcode
& (1 << 16) ? " MIPS16": "",
277 ejtag_info
->impcode
& (1 << 14) ? " noDMA": " DMA",
278 ejtag_info
->impcode
& (1 << 0) ? " MIPS64": " MIPS32"
281 if ((ejtag_info
->impcode
& (1 << 14)) == 0)
282 LOG_DEBUG("EJTAG: DMA Access Mode Support Enabled");
284 /* set initial state for ejtag control reg */
285 ejtag_info
->ejtag_ctrl
= EJTAG_CTRL_ROCC
| EJTAG_CTRL_PRACC
| EJTAG_CTRL_PROBEN
| EJTAG_CTRL_SETDEV
;
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)