1 /***************************************************************************
2 * Copyright (C) 2015 by David Ung *
4 * This program is free software; you can redistribute it and/or modify *
5 * it under the terms of the GNU General Public License as published by *
6 * the Free Software Foundation; either version 2 of the License, or *
7 * (at your option) any later version. *
9 * This program is distributed in the hope that it will be useful, *
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
12 * GNU General Public License for more details. *
14 * You should have received a copy of the GNU General Public License *
15 * along with this program; if not, write to the *
16 * Free Software Foundation, Inc., *
17 ***************************************************************************/
23 #include <helper/replacements.h>
26 #include "arm_disassembler.h"
29 #include <helper/binarybuffer.h>
30 #include <helper/command.h>
36 #include "armv8_opcodes.h"
38 #include "target_type.h"
40 #define __unused __attribute__((unused))
42 static const char * const armv8_state_strings
[] = {
43 "AArch32", "Thumb", "Jazelle", "ThumbEE", "AArch64",
49 /* For user and system modes, these list indices for all registers.
50 * otherwise they're just indices for the shadow registers and SPSR.
52 unsigned short n_indices
;
53 const uint8_t *indices
;
54 } armv8_mode_data
[] = {
55 /* These special modes are currently only supported
56 * by ARMv6M and ARMv7M profiles */
103 .psr
= ARMV8_64_EL3T
,
107 .psr
= ARMV8_64_EL3H
,
111 /** Map PSR mode bits to the name of an ARM processor operating mode. */
112 const char *armv8_mode_name(unsigned psr_mode
)
114 for (unsigned i
= 0; i
< ARRAY_SIZE(armv8_mode_data
); i
++) {
115 if (armv8_mode_data
[i
].psr
== psr_mode
)
116 return armv8_mode_data
[i
].name
;
118 LOG_ERROR("unrecognized psr mode: %#02x", psr_mode
);
119 return "UNRECOGNIZED";
122 int armv8_mode_to_number(enum arm_mode mode
)
126 /* map MODE_ANY to user mode */
159 LOG_ERROR("invalid mode value encountered %d", mode
);
164 static int armv8_read_reg(struct armv8_common
*armv8
, int regnum
, uint64_t *regval
)
166 struct arm_dpm
*dpm
= &armv8
->dpm
;
173 retval
= dpm
->instr_read_data_dcc_64(dpm
,
174 ARMV8_MSR_GP(SYSTEM_DBG_DBGDTR_EL0
, regnum
), &value_64
);
177 retval
= dpm
->instr_read_data_r0_64(dpm
,
178 ARMV8_MOVFSP_64(0), &value_64
);
181 retval
= dpm
->instr_read_data_r0_64(dpm
,
182 ARMV8_MRS_DLR(0), &value_64
);
185 retval
= dpm
->instr_read_data_r0(dpm
,
186 ARMV8_MRS_DSPSR(0), &value
);
190 retval
= dpm
->instr_read_data_r0_64(dpm
,
191 ARMV8_MRS(SYSTEM_ELR_EL1
, 0), &value_64
);
194 retval
= dpm
->instr_read_data_r0_64(dpm
,
195 ARMV8_MRS(SYSTEM_ELR_EL2
, 0), &value_64
);
198 retval
= dpm
->instr_read_data_r0_64(dpm
,
199 ARMV8_MRS(SYSTEM_ELR_EL3
, 0), &value_64
);
202 retval
= dpm
->instr_read_data_r0(dpm
,
203 ARMV8_MRS(SYSTEM_ESR_EL1
, 0), &value
);
207 retval
= dpm
->instr_read_data_r0(dpm
,
208 ARMV8_MRS(SYSTEM_ESR_EL2
, 0), &value
);
212 retval
= dpm
->instr_read_data_r0(dpm
,
213 ARMV8_MRS(SYSTEM_ESR_EL3
, 0), &value
);
217 retval
= dpm
->instr_read_data_r0(dpm
,
218 ARMV8_MRS(SYSTEM_SPSR_EL1
, 0), &value
);
222 retval
= dpm
->instr_read_data_r0(dpm
,
223 ARMV8_MRS(SYSTEM_SPSR_EL2
, 0), &value
);
227 retval
= dpm
->instr_read_data_r0(dpm
,
228 ARMV8_MRS(SYSTEM_SPSR_EL3
, 0), &value
);
236 if (retval
== ERROR_OK
&& regval
!= NULL
)
242 static int armv8_write_reg(struct armv8_common
*armv8
, int regnum
, uint64_t value_64
)
244 struct arm_dpm
*dpm
= &armv8
->dpm
;
250 retval
= dpm
->instr_write_data_dcc_64(dpm
,
251 ARMV8_MRS(SYSTEM_DBG_DBGDTR_EL0
, regnum
),
255 retval
= dpm
->instr_write_data_r0_64(dpm
,
260 retval
= dpm
->instr_write_data_r0_64(dpm
,
266 retval
= dpm
->instr_write_data_r0(dpm
,
270 /* registers clobbered by taking exception in debug state */
272 retval
= dpm
->instr_write_data_r0_64(dpm
,
273 ARMV8_MSR_GP(SYSTEM_ELR_EL1
, 0), value_64
);
276 retval
= dpm
->instr_write_data_r0_64(dpm
,
277 ARMV8_MSR_GP(SYSTEM_ELR_EL2
, 0), value_64
);
280 retval
= dpm
->instr_write_data_r0_64(dpm
,
281 ARMV8_MSR_GP(SYSTEM_ELR_EL3
, 0), value_64
);
285 retval
= dpm
->instr_write_data_r0(dpm
,
286 ARMV8_MSR_GP(SYSTEM_ESR_EL1
, 0), value
);
290 retval
= dpm
->instr_write_data_r0(dpm
,
291 ARMV8_MSR_GP(SYSTEM_ESR_EL2
, 0), value
);
295 retval
= dpm
->instr_write_data_r0(dpm
,
296 ARMV8_MSR_GP(SYSTEM_ESR_EL3
, 0), value
);
300 retval
= dpm
->instr_write_data_r0(dpm
,
301 ARMV8_MSR_GP(SYSTEM_SPSR_EL1
, 0), value
);
305 retval
= dpm
->instr_write_data_r0(dpm
,
306 ARMV8_MSR_GP(SYSTEM_SPSR_EL2
, 0), value
);
310 retval
= dpm
->instr_write_data_r0(dpm
,
311 ARMV8_MSR_GP(SYSTEM_SPSR_EL3
, 0), value
);
321 static int armv8_read_reg32(struct armv8_common
*armv8
, int regnum
, uint64_t *regval
)
323 struct arm_dpm
*dpm
= &armv8
->dpm
;
328 case ARMV8_R0
... ARMV8_R14
:
329 /* return via DCC: "MCR p14, 0, Rnum, c0, c5, 0" */
330 retval
= dpm
->instr_read_data_dcc(dpm
,
331 ARMV4_5_MCR(14, 0, regnum
, 0, 5, 0),
335 retval
= dpm
->instr_read_data_dcc(dpm
,
336 ARMV4_5_MCR(14, 0, 13, 0, 5, 0),
340 retval
= dpm
->instr_read_data_r0(dpm
,
345 retval
= dpm
->instr_read_data_r0(dpm
,
349 case ARMV8_ELR_EL1
: /* mapped to LR_svc */
350 retval
= dpm
->instr_read_data_dcc(dpm
,
351 ARMV4_5_MCR(14, 0, 14, 0, 5, 0),
354 case ARMV8_ELR_EL2
: /* mapped to ELR_hyp */
355 retval
= dpm
->instr_read_data_r0(dpm
,
356 ARMV8_MRS_T1(0, 14, 0, 1),
359 case ARMV8_ELR_EL3
: /* mapped to LR_mon */
360 retval
= dpm
->instr_read_data_dcc(dpm
,
361 ARMV4_5_MCR(14, 0, 14, 0, 5, 0),
364 case ARMV8_ESR_EL1
: /* mapped to DFSR */
365 retval
= dpm
->instr_read_data_r0(dpm
,
366 ARMV4_5_MRC(15, 0, 0, 5, 0, 0),
369 case ARMV8_ESR_EL2
: /* mapped to HSR */
370 retval
= dpm
->instr_read_data_r0(dpm
,
371 ARMV4_5_MRC(15, 4, 0, 5, 2, 0),
374 case ARMV8_ESR_EL3
: /* FIXME: no equivalent in aarch32? */
377 case ARMV8_SPSR_EL1
: /* mapped to SPSR_svc */
378 retval
= dpm
->instr_read_data_r0(dpm
,
379 ARMV8_MRS_xPSR_T1(1, 0),
382 case ARMV8_SPSR_EL2
: /* mapped to SPSR_hyp */
383 retval
= dpm
->instr_read_data_r0(dpm
,
384 ARMV8_MRS_xPSR_T1(1, 0),
387 case ARMV8_SPSR_EL3
: /* mapped to SPSR_mon */
388 retval
= dpm
->instr_read_data_r0(dpm
,
389 ARMV8_MRS_xPSR_T1(1, 0),
397 if (retval
== ERROR_OK
&& regval
!= NULL
)
403 static int armv8_write_reg32(struct armv8_common
*armv8
, int regnum
, uint64_t value
)
405 struct arm_dpm
*dpm
= &armv8
->dpm
;
409 case ARMV8_R0
... ARMV8_R14
:
410 /* load register from DCC: "MRC p14, 0, Rnum, c0, c5, 0" */
411 retval
= dpm
->instr_write_data_dcc(dpm
,
412 ARMV4_5_MRC(14, 0, regnum
, 0, 5, 0), value
);
415 retval
= dpm
->instr_write_data_dcc(dpm
,
416 ARMV4_5_MRC(14, 0, 13, 0, 5, 0),
420 * read r0 from DCC; then "MOV pc, r0" */
421 retval
= dpm
->instr_write_data_r0(dpm
,
422 ARMV8_MCR_DLR(0), value
);
424 case ARMV8_xPSR
: /* CPSR */
425 /* read r0 from DCC, then "MCR r0, DSPSR" */
426 retval
= dpm
->instr_write_data_r0(dpm
,
427 ARMV8_MCR_DSPSR(0), value
);
429 case ARMV8_ELR_EL1
: /* mapped to LR_svc */
430 retval
= dpm
->instr_write_data_dcc(dpm
,
431 ARMV4_5_MRC(14, 0, 14, 0, 5, 0),
434 case ARMV8_ELR_EL2
: /* mapped to ELR_hyp */
435 retval
= dpm
->instr_write_data_r0(dpm
,
436 ARMV8_MSR_GP_T1(0, 14, 0, 1),
439 case ARMV8_ELR_EL3
: /* mapped to LR_mon */
440 retval
= dpm
->instr_write_data_dcc(dpm
,
441 ARMV4_5_MRC(14, 0, 14, 0, 5, 0),
444 case ARMV8_ESR_EL1
: /* mapped to DFSR */
445 retval
= dpm
->instr_write_data_r0(dpm
,
446 ARMV4_5_MCR(15, 0, 0, 5, 0, 0),
449 case ARMV8_ESR_EL2
: /* mapped to HSR */
450 retval
= dpm
->instr_write_data_r0(dpm
,
451 ARMV4_5_MCR(15, 4, 0, 5, 2, 0),
454 case ARMV8_ESR_EL3
: /* FIXME: no equivalent in aarch32? */
457 case ARMV8_SPSR_EL1
: /* mapped to SPSR_svc */
458 retval
= dpm
->instr_write_data_r0(dpm
,
459 ARMV8_MSR_GP_xPSR_T1(1, 0, 15),
462 case ARMV8_SPSR_EL2
: /* mapped to SPSR_hyp */
463 retval
= dpm
->instr_write_data_r0(dpm
,
464 ARMV8_MSR_GP_xPSR_T1(1, 0, 15),
467 case ARMV8_SPSR_EL3
: /* mapped to SPSR_mon */
468 retval
= dpm
->instr_write_data_r0(dpm
,
469 ARMV8_MSR_GP_xPSR_T1(1, 0, 15),
481 void armv8_select_reg_access(struct armv8_common
*armv8
, bool is_aarch64
)
484 armv8
->read_reg_u64
= armv8_read_reg
;
485 armv8
->write_reg_u64
= armv8_write_reg
;
487 armv8
->read_reg_u64
= armv8_read_reg32
;
488 armv8
->write_reg_u64
= armv8_write_reg32
;
492 /* retrieve core id cluster id */
493 int armv8_read_mpidr(struct armv8_common
*armv8
)
495 int retval
= ERROR_FAIL
;
496 struct arm_dpm
*dpm
= armv8
->arm
.dpm
;
499 retval
= dpm
->prepare(dpm
);
500 if (retval
!= ERROR_OK
)
503 retval
= dpm
->instr_read_data_r0(dpm
, armv8_opcode(armv8
, READ_REG_MPIDR
), &mpidr
);
504 if (retval
!= ERROR_OK
)
507 armv8
->multi_processor_system
= (mpidr
>> 30) & 1;
508 armv8
->cluster_id
= (mpidr
>> 8) & 0xf;
509 armv8
->cpu_id
= mpidr
& 0x3;
510 LOG_INFO("%s cluster %x core %x %s", target_name(armv8
->arm
.target
),
513 armv8
->multi_processor_system
== 0 ? "multi core" : "mono core");
516 LOG_ERROR("mpdir not in multiprocessor format");
524 * Configures host-side ARM records to reflect the specified CPSR.
525 * Later, code can use arm_reg_current() to map register numbers
526 * according to how they are exposed by this mode.
528 void armv8_set_cpsr(struct arm
*arm
, uint32_t cpsr
)
530 uint32_t mode
= cpsr
& 0x1F;
532 /* NOTE: this may be called very early, before the register
533 * cache is set up. We can't defend against many errors, in
534 * particular against CPSRs that aren't valid *here* ...
537 buf_set_u32(arm
->cpsr
->value
, 0, 32, cpsr
);
538 arm
->cpsr
->valid
= 1;
539 arm
->cpsr
->dirty
= 0;
542 /* Older ARMs won't have the J bit */
543 enum arm_state state
= 0xFF;
545 if (((cpsr
& 0x10) >> 4) == 0) {
546 state
= ARM_STATE_AARCH64
;
548 if (cpsr
& (1 << 5)) { /* T */
549 if (cpsr
& (1 << 24)) { /* J */
550 LOG_WARNING("ThumbEE -- incomplete support");
551 state
= ARM_STATE_THUMB_EE
;
553 state
= ARM_STATE_THUMB
;
555 if (cpsr
& (1 << 24)) { /* J */
556 LOG_ERROR("Jazelle state handling is BROKEN!");
557 state
= ARM_STATE_JAZELLE
;
559 state
= ARM_STATE_ARM
;
562 arm
->core_state
= state
;
563 if (arm
->core_state
== ARM_STATE_AARCH64
)
564 arm
->core_mode
= (mode
<< 4) | 0xf;
566 arm
->core_mode
= mode
;
568 LOG_DEBUG("set CPSR %#8.8x: %s mode, %s state", (unsigned) cpsr
,
569 armv8_mode_name(arm
->core_mode
),
570 armv8_state_strings
[arm
->core_state
]);
573 static void armv8_show_fault_registers32(struct armv8_common
*armv8
)
575 uint32_t dfsr
, ifsr
, dfar
, ifar
;
576 struct arm_dpm
*dpm
= armv8
->arm
.dpm
;
579 retval
= dpm
->prepare(dpm
);
580 if (retval
!= ERROR_OK
)
583 /* ARMV4_5_MRC(cpnum, op1, r0, CRn, CRm, op2) */
585 /* c5/c0 - {data, instruction} fault status registers */
586 retval
= dpm
->instr_read_data_r0(dpm
,
587 ARMV4_5_MRC(15, 0, 0, 5, 0, 0),
589 if (retval
!= ERROR_OK
)
592 retval
= dpm
->instr_read_data_r0(dpm
,
593 ARMV4_5_MRC(15, 0, 0, 5, 0, 1),
595 if (retval
!= ERROR_OK
)
598 /* c6/c0 - {data, instruction} fault address registers */
599 retval
= dpm
->instr_read_data_r0(dpm
,
600 ARMV4_5_MRC(15, 0, 0, 6, 0, 0),
602 if (retval
!= ERROR_OK
)
605 retval
= dpm
->instr_read_data_r0(dpm
,
606 ARMV4_5_MRC(15, 0, 0, 6, 0, 2),
608 if (retval
!= ERROR_OK
)
611 LOG_USER("Data fault registers DFSR: %8.8" PRIx32
612 ", DFAR: %8.8" PRIx32
, dfsr
, dfar
);
613 LOG_USER("Instruction fault registers IFSR: %8.8" PRIx32
614 ", IFAR: %8.8" PRIx32
, ifsr
, ifar
);
617 /* (void) */ dpm
->finish(dpm
);
620 static void armv8_show_fault_registers(struct target
*target
)
622 struct armv8_common
*armv8
= target_to_armv8(target
);
624 if (armv8
->arm
.core_state
!= ARM_STATE_AARCH64
)
625 armv8_show_fault_registers32(armv8
);
628 static uint8_t armv8_pa_size(uint32_t ps
)
651 LOG_INFO("Unknow physicall address size");
657 static __unused
int armv8_read_ttbcr32(struct target
*target
)
659 struct armv8_common
*armv8
= target_to_armv8(target
);
660 struct arm_dpm
*dpm
= armv8
->arm
.dpm
;
661 uint32_t ttbcr
, ttbcr_n
;
662 int retval
= dpm
->prepare(dpm
);
663 if (retval
!= ERROR_OK
)
665 /* MRC p15,0,<Rt>,c2,c0,2 ; Read CP15 Translation Table Base Control Register*/
666 retval
= dpm
->instr_read_data_r0(dpm
,
667 ARMV4_5_MRC(15, 0, 0, 2, 0, 2),
669 if (retval
!= ERROR_OK
)
672 LOG_DEBUG("ttbcr %" PRIx32
, ttbcr
);
674 ttbcr_n
= ttbcr
& 0x7;
675 armv8
->armv8_mmu
.ttbcr
= ttbcr
;
678 * ARM Architecture Reference Manual (ARMv7-A and ARMv7-Redition),
679 * document # ARM DDI 0406C
681 armv8
->armv8_mmu
.ttbr_range
[0] = 0xffffffff >> ttbcr_n
;
682 armv8
->armv8_mmu
.ttbr_range
[1] = 0xffffffff;
683 armv8
->armv8_mmu
.ttbr_mask
[0] = 0xffffffff << (14 - ttbcr_n
);
684 armv8
->armv8_mmu
.ttbr_mask
[1] = 0xffffffff << 14;
686 LOG_DEBUG("ttbr1 %s, ttbr0_mask %" PRIx32
" ttbr1_mask %" PRIx32
,
687 (ttbcr_n
!= 0) ? "used" : "not used",
688 armv8
->armv8_mmu
.ttbr_mask
[0],
689 armv8
->armv8_mmu
.ttbr_mask
[1]);
696 static __unused
int armv8_read_ttbcr(struct target
*target
)
698 struct armv8_common
*armv8
= target_to_armv8(target
);
699 struct arm_dpm
*dpm
= armv8
->arm
.dpm
;
700 struct arm
*arm
= &armv8
->arm
;
704 int retval
= dpm
->prepare(dpm
);
705 if (retval
!= ERROR_OK
)
708 /* claaer ttrr1_used and ttbr0_mask */
709 memset(&armv8
->armv8_mmu
.ttbr1_used
, 0, sizeof(armv8
->armv8_mmu
.ttbr1_used
));
710 memset(&armv8
->armv8_mmu
.ttbr0_mask
, 0, sizeof(armv8
->armv8_mmu
.ttbr0_mask
));
712 switch (armv8_curel_from_core_mode(arm
->core_mode
)) {
713 case SYSTEM_CUREL_EL3
:
714 retval
= dpm
->instr_read_data_r0(dpm
,
715 ARMV8_MRS(SYSTEM_TCR_EL3
, 0),
717 retval
+= dpm
->instr_read_data_r0_64(dpm
,
718 ARMV8_MRS(SYSTEM_TTBR0_EL3
, 0),
720 if (retval
!= ERROR_OK
)
722 armv8
->va_size
= 64 - (ttbcr
& 0x3F);
723 armv8
->pa_size
= armv8_pa_size((ttbcr
>> 16) & 7);
724 armv8
->page_size
= (ttbcr
>> 14) & 3;
726 case SYSTEM_CUREL_EL2
:
727 retval
= dpm
->instr_read_data_r0(dpm
,
728 ARMV8_MRS(SYSTEM_TCR_EL2
, 0),
730 retval
+= dpm
->instr_read_data_r0_64(dpm
,
731 ARMV8_MRS(SYSTEM_TTBR0_EL2
, 0),
733 if (retval
!= ERROR_OK
)
735 armv8
->va_size
= 64 - (ttbcr
& 0x3F);
736 armv8
->pa_size
= armv8_pa_size((ttbcr
>> 16) & 7);
737 armv8
->page_size
= (ttbcr
>> 14) & 3;
739 case SYSTEM_CUREL_EL0
:
740 case SYSTEM_CUREL_EL1
:
741 retval
= dpm
->instr_read_data_r0_64(dpm
,
742 ARMV8_MRS(SYSTEM_TCR_EL1
, 0),
744 armv8
->va_size
= 64 - (ttbcr_64
& 0x3F);
745 armv8
->pa_size
= armv8_pa_size((ttbcr_64
>> 32) & 7);
746 armv8
->page_size
= (ttbcr_64
>> 14) & 3;
747 armv8
->armv8_mmu
.ttbr1_used
= (((ttbcr_64
>> 16) & 0x3F) != 0) ? 1 : 0;
748 armv8
->armv8_mmu
.ttbr0_mask
= 0x0000FFFFFFFFFFFF;
749 retval
+= dpm
->instr_read_data_r0_64(dpm
,
750 ARMV8_MRS(SYSTEM_TTBR0_EL1
| (armv8
->armv8_mmu
.ttbr1_used
), 0),
752 if (retval
!= ERROR_OK
)
756 LOG_ERROR("unknow core state");
760 if (retval
!= ERROR_OK
)
763 if (armv8
->armv8_mmu
.ttbr1_used
== 1)
764 LOG_INFO("TTBR0 access above %" PRIx64
, (uint64_t)(armv8
->armv8_mmu
.ttbr0_mask
));
771 /* method adapted to cortex A : reused arm v4 v5 method*/
772 int armv8_mmu_translate_va(struct target
*target
, target_addr_t va
, target_addr_t
*val
)
777 /* V8 method VA TO PA */
778 int armv8_mmu_translate_va_pa(struct target
*target
, target_addr_t va
,
779 target_addr_t
*val
, int meminfo
)
781 struct armv8_common
*armv8
= target_to_armv8(target
);
782 struct arm
*arm
= target_to_arm(target
);
783 struct arm_dpm
*dpm
= &armv8
->dpm
;
788 static const char * const shared_name
[] = {
789 "Non-", "UNDEFINED ", "Outer ", "Inner "
792 static const char * const secure_name
[] = {
793 "Secure", "Not Secure"
796 retval
= dpm
->prepare(dpm
);
797 if (retval
!= ERROR_OK
)
800 switch (armv8_curel_from_core_mode(arm
->core_mode
)) {
801 case SYSTEM_CUREL_EL0
:
802 instr
= ARMV8_SYS(SYSTEM_ATS12E0R
, 0);
803 /* can only execute instruction at EL2 */
804 dpmv8_modeswitch(dpm
, ARMV8_64_EL2T
);
806 case SYSTEM_CUREL_EL1
:
807 instr
= ARMV8_SYS(SYSTEM_ATS12E1R
, 0);
808 /* can only execute instruction at EL2 */
809 dpmv8_modeswitch(dpm
, ARMV8_64_EL2T
);
811 case SYSTEM_CUREL_EL2
:
812 instr
= ARMV8_SYS(SYSTEM_ATS1E2R
, 0);
814 case SYSTEM_CUREL_EL3
:
815 instr
= ARMV8_SYS(SYSTEM_ATS1E3R
, 0);
822 /* write VA to R0 and execute translation instruction */
823 retval
= dpm
->instr_write_data_r0_64(dpm
, instr
, (uint64_t)va
);
824 /* read result from PAR_EL1 */
825 if (retval
== ERROR_OK
)
826 retval
= dpm
->instr_read_data_r0_64(dpm
, ARMV8_MRS(SYSTEM_PAR_EL1
, 0), &par
);
830 /* switch back to saved PE mode */
831 dpmv8_modeswitch(dpm
, ARM_MODE_ANY
);
833 if (retval
!= ERROR_OK
)
837 LOG_ERROR("Address translation failed at stage %i, FST=%x, PTW=%i",
838 ((int)(par
>> 9) & 1)+1, (int)(par
>> 1) & 0x3f, (int)(par
>> 8) & 1);
843 *val
= (par
& 0xFFFFFFFFF000UL
) | (va
& 0xFFF);
845 int SH
= (par
>> 7) & 3;
846 int NS
= (par
>> 9) & 1;
847 int ATTR
= (par
>> 56) & 0xFF;
849 char *memtype
= (ATTR
& 0xF0) == 0 ? "Device Memory" : "Normal Memory";
851 LOG_USER("%sshareable, %s",
852 shared_name
[SH
], secure_name
[NS
]);
853 LOG_USER("%s", memtype
);
860 int armv8_handle_cache_info_command(struct command_context
*cmd_ctx
,
861 struct armv8_cache_common
*armv8_cache
)
863 if (armv8_cache
->info
== -1) {
864 command_print(cmd_ctx
, "cache not yet identified");
868 if (armv8_cache
->display_cache_info
)
869 armv8_cache
->display_cache_info(cmd_ctx
, armv8_cache
);
873 int armv8_init_arch_info(struct target
*target
, struct armv8_common
*armv8
)
875 struct arm
*arm
= &armv8
->arm
;
876 arm
->arch_info
= armv8
;
877 target
->arch_info
= &armv8
->arm
;
878 /* target is useful in all function arm v4 5 compatible */
879 armv8
->arm
.target
= target
;
880 armv8
->arm
.common_magic
= ARM_COMMON_MAGIC
;
881 armv8
->common_magic
= ARMV8_COMMON_MAGIC
;
883 armv8
->armv8_mmu
.armv8_cache
.l2_cache
= NULL
;
884 armv8
->armv8_mmu
.armv8_cache
.info
= -1;
885 armv8
->armv8_mmu
.armv8_cache
.flush_all_data_cache
= NULL
;
886 armv8
->armv8_mmu
.armv8_cache
.display_cache_info
= NULL
;
890 int armv8_aarch64_state(struct target
*target
)
892 struct arm
*arm
= target_to_arm(target
);
894 if (arm
->common_magic
!= ARM_COMMON_MAGIC
) {
895 LOG_ERROR("BUG: called for a non-ARM target");
899 LOG_USER("target halted in %s state due to %s, current mode: %s\n"
900 "cpsr: 0x%8.8" PRIx32
" pc: 0x%" PRIx64
"%s",
901 armv8_state_strings
[arm
->core_state
],
902 debug_reason_name(target
),
903 armv8_mode_name(arm
->core_mode
),
904 buf_get_u32(arm
->cpsr
->value
, 0, 32),
905 buf_get_u64(arm
->pc
->value
, 0, 64),
906 arm
->is_semihosting
? ", semihosting" : "");
911 int armv8_arch_state(struct target
*target
)
913 static const char * const state
[] = {
914 "disabled", "enabled"
917 struct armv8_common
*armv8
= target_to_armv8(target
);
918 struct arm
*arm
= &armv8
->arm
;
920 if (armv8
->common_magic
!= ARMV8_COMMON_MAGIC
) {
921 LOG_ERROR("BUG: called for a non-Armv8 target");
922 return ERROR_COMMAND_SYNTAX_ERROR
;
925 if (arm
->core_state
== ARM_STATE_AARCH64
)
926 armv8_aarch64_state(target
);
928 arm_arch_state(target
);
930 LOG_USER("MMU: %s, D-Cache: %s, I-Cache: %s",
931 state
[armv8
->armv8_mmu
.mmu_enabled
],
932 state
[armv8
->armv8_mmu
.armv8_cache
.d_u_cache_enabled
],
933 state
[armv8
->armv8_mmu
.armv8_cache
.i_cache_enabled
]);
935 if (arm
->core_mode
== ARM_MODE_ABT
)
936 armv8_show_fault_registers(target
);
938 if (target
->debug_reason
== DBG_REASON_WATCHPOINT
)
939 LOG_USER("Watchpoint triggered at PC %#08x",
940 (unsigned) armv8
->dpm
.wp_pc
);
945 static const struct {
954 { ARMV8_R0
, "x0", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
955 { ARMV8_R1
, "x1", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
956 { ARMV8_R2
, "x2", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
957 { ARMV8_R3
, "x3", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
958 { ARMV8_R4
, "x4", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
959 { ARMV8_R5
, "x5", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
960 { ARMV8_R6
, "x6", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
961 { ARMV8_R7
, "x7", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
962 { ARMV8_R8
, "x8", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
963 { ARMV8_R9
, "x9", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
964 { ARMV8_R10
, "x10", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
965 { ARMV8_R11
, "x11", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
966 { ARMV8_R12
, "x12", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
967 { ARMV8_R13
, "x13", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
968 { ARMV8_R14
, "x14", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
969 { ARMV8_R15
, "x15", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
970 { ARMV8_R16
, "x16", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
971 { ARMV8_R17
, "x17", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
972 { ARMV8_R18
, "x18", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
973 { ARMV8_R19
, "x19", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
974 { ARMV8_R20
, "x20", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
975 { ARMV8_R21
, "x21", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
976 { ARMV8_R22
, "x22", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
977 { ARMV8_R23
, "x23", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
978 { ARMV8_R24
, "x24", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
979 { ARMV8_R25
, "x25", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
980 { ARMV8_R26
, "x26", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
981 { ARMV8_R27
, "x27", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
982 { ARMV8_R28
, "x28", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
983 { ARMV8_R29
, "x29", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
984 { ARMV8_R30
, "x30", 64, ARM_MODE_ANY
, REG_TYPE_UINT64
, "general", "org.gnu.gdb.aarch64.core" },
986 { ARMV8_SP
, "sp", 64, ARM_MODE_ANY
, REG_TYPE_DATA_PTR
, "general", "org.gnu.gdb.aarch64.core" },
987 { ARMV8_PC
, "pc", 64, ARM_MODE_ANY
, REG_TYPE_CODE_PTR
, "general", "org.gnu.gdb.aarch64.core" },
989 { ARMV8_xPSR
, "CPSR", 32, ARM_MODE_ANY
, REG_TYPE_UINT32
, "general", "org.gnu.gdb.aarch64.core" },
991 { ARMV8_ELR_EL1
, "ELR_EL1", 64, ARMV8_64_EL1H
, REG_TYPE_CODE_PTR
, "banked", "net.sourceforge.openocd.banked" },
992 { ARMV8_ESR_EL1
, "ESR_EL1", 32, ARMV8_64_EL1H
, REG_TYPE_UINT32
, "banked", "net.sourceforge.openocd.banked" },
993 { ARMV8_SPSR_EL1
, "SPSR_EL1", 32, ARMV8_64_EL1H
, REG_TYPE_UINT32
, "banked", "net.sourceforge.openocd.banked" },
995 { ARMV8_ELR_EL2
, "ELR_EL2", 64, ARMV8_64_EL2H
, REG_TYPE_CODE_PTR
, "banked", "net.sourceforge.openocd.banked" },
996 { ARMV8_ESR_EL2
, "ESR_EL2", 32, ARMV8_64_EL2H
, REG_TYPE_UINT32
, "banked", "net.sourceforge.openocd.banked" },
997 { ARMV8_SPSR_EL2
, "SPSR_EL2", 32, ARMV8_64_EL2H
, REG_TYPE_UINT32
, "banked", "net.sourceforge.openocd.banked" },
999 { ARMV8_ELR_EL3
, "ELR_EL3", 64, ARMV8_64_EL3H
, REG_TYPE_CODE_PTR
, "banked", "net.sourceforge.openocd.banked" },
1000 { ARMV8_ESR_EL3
, "ESR_EL3", 32, ARMV8_64_EL3H
, REG_TYPE_UINT32
, "banked", "net.sourceforge.openocd.banked" },
1001 { ARMV8_SPSR_EL3
, "SPSR_EL3", 32, ARMV8_64_EL3H
, REG_TYPE_UINT32
, "banked", "net.sourceforge.openocd.banked" },
1004 #define ARMV8_NUM_REGS ARRAY_SIZE(armv8_regs)
1007 static int armv8_get_core_reg(struct reg
*reg
)
1010 struct arm_reg
*armv8_reg
= reg
->arch_info
;
1011 struct target
*target
= armv8_reg
->target
;
1012 struct arm
*arm
= target_to_arm(target
);
1014 if (target
->state
!= TARGET_HALTED
)
1015 return ERROR_TARGET_NOT_HALTED
;
1017 retval
= arm
->read_core_reg(target
, reg
, armv8_reg
->num
, arm
->core_mode
);
1022 static int armv8_set_core_reg(struct reg
*reg
, uint8_t *buf
)
1024 struct arm_reg
*armv8_reg
= reg
->arch_info
;
1025 struct target
*target
= armv8_reg
->target
;
1026 struct arm
*arm
= target_to_arm(target
);
1027 uint64_t value
= buf_get_u64(buf
, 0, 64);
1029 if (target
->state
!= TARGET_HALTED
)
1030 return ERROR_TARGET_NOT_HALTED
;
1032 if (reg
== arm
->cpsr
) {
1033 armv8_set_cpsr(arm
, (uint32_t)value
);
1035 buf_set_u64(reg
->value
, 0, 64, value
);
1044 static const struct reg_arch_type armv8_reg_type
= {
1045 .get
= armv8_get_core_reg
,
1046 .set
= armv8_set_core_reg
,
1049 /** Builds cache of architecturally defined registers. */
1050 struct reg_cache
*armv8_build_reg_cache(struct target
*target
)
1052 struct armv8_common
*armv8
= target_to_armv8(target
);
1053 struct arm
*arm
= &armv8
->arm
;
1054 int num_regs
= ARMV8_NUM_REGS
;
1055 struct reg_cache
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
1056 struct reg_cache
*cache
= malloc(sizeof(struct reg_cache
));
1057 struct reg
*reg_list
= calloc(num_regs
, sizeof(struct reg
));
1058 struct arm_reg
*arch_info
= calloc(num_regs
, sizeof(struct arm_reg
));
1059 struct reg_feature
*feature
;
1062 /* Build the process context cache */
1063 cache
->name
= "arm v8 registers";
1065 cache
->reg_list
= reg_list
;
1066 cache
->num_regs
= num_regs
;
1069 for (i
= 0; i
< num_regs
; i
++) {
1070 arch_info
[i
].num
= armv8_regs
[i
].id
;
1071 arch_info
[i
].mode
= armv8_regs
[i
].mode
;
1072 arch_info
[i
].target
= target
;
1073 arch_info
[i
].arm
= arm
;
1075 reg_list
[i
].name
= armv8_regs
[i
].name
;
1076 reg_list
[i
].size
= armv8_regs
[i
].bits
;
1077 reg_list
[i
].value
= calloc(1, 8);
1078 reg_list
[i
].dirty
= 0;
1079 reg_list
[i
].valid
= 0;
1080 reg_list
[i
].type
= &armv8_reg_type
;
1081 reg_list
[i
].arch_info
= &arch_info
[i
];
1083 reg_list
[i
].group
= armv8_regs
[i
].group
;
1084 reg_list
[i
].number
= i
;
1085 reg_list
[i
].exist
= true;
1086 reg_list
[i
].caller_save
= true; /* gdb defaults to true */
1088 feature
= calloc(1, sizeof(struct reg_feature
));
1090 feature
->name
= armv8_regs
[i
].feature
;
1091 reg_list
[i
].feature
= feature
;
1093 LOG_ERROR("unable to allocate feature list");
1095 reg_list
[i
].reg_data_type
= calloc(1, sizeof(struct reg_data_type
));
1096 if (reg_list
[i
].reg_data_type
)
1097 reg_list
[i
].reg_data_type
->type
= armv8_regs
[i
].type
;
1099 LOG_ERROR("unable to allocate reg type list");
1102 arm
->cpsr
= reg_list
+ ARMV8_xPSR
;
1103 arm
->pc
= reg_list
+ ARMV8_PC
;
1104 arm
->core_cache
= cache
;
1109 struct reg
*armv8_reg_current(struct arm
*arm
, unsigned regnum
)
1113 if (regnum
> (ARMV8_LAST_REG
- 1))
1116 r
= arm
->core_cache
->reg_list
+ regnum
;
1120 const struct command_registration armv8_command_handlers
[] = {
1122 .chain
= dap_command_handlers
,
1124 COMMAND_REGISTRATION_DONE
1128 int armv8_get_gdb_reg_list(struct target
*target
,
1129 struct reg
**reg_list
[], int *reg_list_size
,
1130 enum target_register_class reg_class
)
1132 struct arm
*arm
= target_to_arm(target
);
1135 switch (reg_class
) {
1136 case REG_CLASS_GENERAL
:
1137 *reg_list_size
= ARMV8_ELR_EL1
;
1138 *reg_list
= malloc(sizeof(struct reg
*) * (*reg_list_size
));
1140 for (i
= 0; i
< *reg_list_size
; i
++)
1141 (*reg_list
)[i
] = armv8_reg_current(arm
, i
);
1145 *reg_list_size
= ARMV8_LAST_REG
;
1146 *reg_list
= malloc(sizeof(struct reg
*) * (*reg_list_size
));
1148 for (i
= 0; i
< *reg_list_size
; i
++)
1149 (*reg_list
)[i
] = armv8_reg_current(arm
, i
);
1154 LOG_ERROR("not a valid register class type in query.");
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)