1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. *
25 ***************************************************************************/
27 #ifndef ARMV7M_COMMON_H
28 #define ARMV7M_COMMON_H
30 #include "arm_adi_v5.h"
33 extern const int armv7m_psp_reg_map
[];
34 extern const int armv7m_msp_reg_map
[];
36 char *armv7m_exception_string(int number
);
38 /* offsets into armv7m core register cache */
40 /* for convenience, the first set of indices match
41 * the Cortex-M3/-M4 DCRSR selectors
67 /* this next set of indices is arbitrary */
73 /* 32bit Floating-point registers */
107 /* 64bit Floating-point registers */
125 /* Floating-point status registers */
138 #define ARMV7M_COMMON_MAGIC 0x2A452A45
140 struct armv7m_common
{
144 int exception_number
;
145 struct adiv5_dap dap
;
150 /* stlink is a high level adapter, does not support all functions */
153 /* Direct processor core register read and writes */
154 int (*load_core_reg_u32
)(struct target
*target
, uint32_t num
, uint32_t *value
);
155 int (*store_core_reg_u32
)(struct target
*target
, uint32_t num
, uint32_t value
);
157 int (*examine_debug_reason
)(struct target
*target
);
158 int (*post_debug_entry
)(struct target
*target
);
160 void (*pre_restore_context
)(struct target
*target
);
163 static inline struct armv7m_common
*
164 target_to_armv7m(struct target
*target
)
166 return container_of(target
->arch_info
, struct armv7m_common
, arm
);
169 static inline bool is_armv7m(struct armv7m_common
*armv7m
)
171 return armv7m
->common_magic
== ARMV7M_COMMON_MAGIC
;
174 struct armv7m_algorithm
{
177 enum arm_mode core_mode
;
179 uint32_t context
[ARMV7M_LAST_REG
]; /* ARMV7M_NUM_REGS */
182 struct reg_cache
*armv7m_build_reg_cache(struct target
*target
);
183 enum armv7m_mode
armv7m_number_to_mode(int number
);
184 int armv7m_mode_to_number(enum armv7m_mode mode
);
186 int armv7m_arch_state(struct target
*target
);
187 int armv7m_get_gdb_reg_list(struct target
*target
,
188 struct reg
**reg_list
[], int *reg_list_size
,
189 enum target_register_class reg_class
);
191 int armv7m_init_arch_info(struct target
*target
, struct armv7m_common
*armv7m
);
193 int armv7m_run_algorithm(struct target
*target
,
194 int num_mem_params
, struct mem_param
*mem_params
,
195 int num_reg_params
, struct reg_param
*reg_params
,
196 uint32_t entry_point
, uint32_t exit_point
,
197 int timeout_ms
, void *arch_info
);
199 int armv7m_start_algorithm(struct target
*target
,
200 int num_mem_params
, struct mem_param
*mem_params
,
201 int num_reg_params
, struct reg_param
*reg_params
,
202 uint32_t entry_point
, uint32_t exit_point
,
205 int armv7m_wait_algorithm(struct target
*target
,
206 int num_mem_params
, struct mem_param
*mem_params
,
207 int num_reg_params
, struct reg_param
*reg_params
,
208 uint32_t exit_point
, int timeout_ms
,
211 int armv7m_invalidate_core_regs(struct target
*target
);
213 int armv7m_restore_context(struct target
*target
);
215 int armv7m_checksum_memory(struct target
*target
,
216 uint32_t address
, uint32_t count
, uint32_t *checksum
);
217 int armv7m_blank_check_memory(struct target
*target
,
218 uint32_t address
, uint32_t count
, uint32_t *blank
);
220 int armv7m_maybe_skip_bkpt_inst(struct target
*target
, bool *inst_found
);
222 extern const struct command_registration armv7m_command_handlers
[];
224 #endif /* ARMV7M_H */
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)