2 * Copyright (C) 2009 by David Brownell
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
9 * This program is distributed in the hope that it will be useful
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
14 * You should have received a copy of the GNU General Public License
15 * along with this program. If not, see <http://www.gnu.org/licenses/>.
24 #include <jtag/jtag.h>
26 #include "breakpoints.h"
27 #include "target_type.h"
28 #include "arm_opcodes.h"
33 * Implements various ARM DPM operations using architectural debug registers.
34 * These routines layer over core-specific communication methods to cope with
35 * implementation differences between cores like ARM1136 and Cortex-A8.
37 * The "Debug Programmers' Model" (DPM) for ARMv6 and ARMv7 is defined by
38 * Part C (Debug Architecture) of the ARM Architecture Reference Manual,
39 * ARMv7-A and ARMv7-R edition (ARM DDI 0406B). In OpenOCD, DPM operations
40 * are abstracted through internal programming interfaces to share code and
41 * to minimize needless differences in debug behavior between cores.
44 /*----------------------------------------------------------------------*/
50 /* Read coprocessor */
51 static int dpm_mrc(struct target
*target
, int cpnum
,
52 uint32_t op1
, uint32_t op2
, uint32_t CRn
, uint32_t CRm
,
55 struct arm
*arm
= target_to_arm(target
);
56 struct arm_dpm
*dpm
= arm
->dpm
;
59 retval
= dpm
->prepare(dpm
);
60 if (retval
!= ERROR_OK
)
63 LOG_DEBUG("MRC p%d, %d, r0, c%d, c%d, %d", cpnum
,
65 (int) CRm
, (int) op2
);
67 /* read coprocessor register into R0; return via DCC */
68 retval
= dpm
->instr_read_data_r0(dpm
,
69 ARMV4_5_MRC(cpnum
, op1
, 0, CRn
, CRm
, op2
),
72 /* (void) */ dpm
->finish(dpm
);
76 static int dpm_mcr(struct target
*target
, int cpnum
,
77 uint32_t op1
, uint32_t op2
, uint32_t CRn
, uint32_t CRm
,
80 struct arm
*arm
= target_to_arm(target
);
81 struct arm_dpm
*dpm
= arm
->dpm
;
84 retval
= dpm
->prepare(dpm
);
85 if (retval
!= ERROR_OK
)
88 LOG_DEBUG("MCR p%d, %d, r0, c%d, c%d, %d", cpnum
,
90 (int) CRm
, (int) op2
);
92 /* read DCC into r0; then write coprocessor register from R0 */
93 retval
= dpm
->instr_write_data_r0(dpm
,
94 ARMV4_5_MCR(cpnum
, op1
, 0, CRn
, CRm
, op2
),
97 /* (void) */ dpm
->finish(dpm
);
101 /*----------------------------------------------------------------------*/
104 * Register access utilities
107 /* Toggles between recorded core mode (USR, SVC, etc) and a temporary one.
108 * Routines *must* restore the original mode before returning!!
110 int dpm_modeswitch(struct arm_dpm
*dpm
, enum arm_mode mode
)
115 /* restore previous mode */
116 if (mode
== ARM_MODE_ANY
)
117 cpsr
= buf_get_u32(dpm
->arm
->cpsr
->value
, 0, 32);
119 /* else force to the specified mode */
123 retval
= dpm
->instr_write_data_r0(dpm
, ARMV4_5_MSR_GP(0, 0xf, 0), cpsr
);
124 if (retval
!= ERROR_OK
)
127 if (dpm
->instr_cpsr_sync
)
128 retval
= dpm
->instr_cpsr_sync(dpm
);
134 static int dpm_read_reg32(struct arm_dpm
*dpm
, struct reg
*r
, unsigned regnum
)
137 int retval
= ERROR_FAIL
;
141 /* return via DCC: "MCR p14, 0, Rnum, c0, c5, 0" */
142 retval
= dpm
->instr_read_data_dcc(dpm
,
143 ARMV4_5_MCR(14, 0, regnum
, 0, 5, 0),
147 * "MOV r0, pc"; then return via DCC */
148 retval
= dpm
->instr_read_data_r0(dpm
, 0xe1a0000f, &value
);
150 /* NOTE: this seems like a slightly awkward place to update
151 * this value ... but if the PC gets written (the only way
152 * to change what we compute), the arch spec says subsequent
153 * reads return values which are "unpredictable". So this
154 * is always right except in those broken-by-intent cases.
156 switch (dpm
->arm
->core_state
) {
160 case ARM_STATE_THUMB
:
161 case ARM_STATE_THUMB_EE
:
164 case ARM_STATE_JAZELLE
:
165 /* core-specific ... ? */
166 LOG_WARNING("Jazelle PC adjustment unknown");
168 case ARM_STATE_AARCH64
:
169 LOG_ERROR("AARCH64: 32bit read requested");
174 /* 16: "MRS r0, CPSR"; then return via DCC
175 * 17: "MRS r0, SPSR"; then return via DCC
177 retval
= dpm
->instr_read_data_r0(dpm
,
178 ARMV4_5_MRS(0, regnum
& 1),
183 if (retval
== ERROR_OK
) {
184 buf_set_u32(r
->value
, 0, 32, value
);
187 LOG_DEBUG("READ: %s, %8.8x", r
->name
, (unsigned) value
);
193 static int dpm_read_reg64(struct arm_dpm
*dpm
, struct reg
*r
, unsigned regnum
)
197 int retval
= ERROR_FAIL
;
201 i
= 0xd5130400 + regnum
; /* msr dbgdtr_el0,reg */
202 retval
= dpm
->instr_read_data_dcc_64(dpm
, i
, &value
);
206 retval
= dpm
->instr_read_data_r0_64(dpm
, i
, &value
);
210 retval
= dpm
->instr_read_data_r0_64(dpm
, i
, &value
);
214 retval
= dpm
->instr_read_data_r0_64(dpm
, i
, &value
);
221 if (retval
== ERROR_OK
) {
222 buf_set_u64(r
->value
, 0, 64, value
);
225 LOG_DEBUG("READ: %s, %16.16llx", r
->name
, (long long)value
);
232 /* just read the register -- rely on the core mode being right */
233 static int dpm_read_reg(struct arm_dpm
*dpm
, struct reg
*r
, unsigned regnum
)
236 return dpm_read_reg64(dpm
, r
, regnum
);
238 return dpm_read_reg32(dpm
, r
, regnum
);
241 static int dpm_write_reg32(struct arm_dpm
*dpm
, struct reg
*r
, unsigned regnum
)
243 int retval
= ERROR_FAIL
;
244 uint32_t value
= buf_get_u32(r
->value
, 0, 32);
248 /* load register from DCC: "MRC p14, 0, Rnum, c0, c5, 0" */
249 retval
= dpm
->instr_write_data_dcc(dpm
,
250 ARMV4_5_MRC(14, 0, regnum
, 0, 5, 0),
254 * read r0 from DCC; then "MOV pc, r0" */
255 retval
= dpm
->instr_write_data_r0(dpm
, 0xe1a0f000, value
);
258 /* 16: read r0 from DCC, then "MSR r0, CPSR_cxsf"
259 * 17: read r0 from DCC, then "MSR r0, SPSR_cxsf"
261 retval
= dpm
->instr_write_data_r0(dpm
,
262 ARMV4_5_MSR_GP(0, 0xf, regnum
& 1),
264 if (retval
!= ERROR_OK
)
267 if (regnum
== 16 && dpm
->instr_cpsr_sync
)
268 retval
= dpm
->instr_cpsr_sync(dpm
);
273 if (retval
== ERROR_OK
) {
275 LOG_DEBUG("WRITE: %s, %8.8x", r
->name
, (unsigned) value
);
282 * Write to program counter and switch the core state (arm/thumb) according to
285 static int dpm_write_pc_core_state(struct arm_dpm
*dpm
, struct reg
*r
)
287 uint32_t value
= buf_get_u32(r
->value
, 0, 32);
289 /* read r0 from DCC; then "BX r0" */
290 return dpm
->instr_write_data_r0(dpm
, ARMV4_5_BX(0), value
);
293 static int dpm_write_reg64(struct arm_dpm
*dpm
, struct reg
*r
, unsigned regnum
)
295 int retval
= ERROR_FAIL
;
297 uint64_t value
= buf_get_u64(r
->value
, 0, 64);
301 i
= 0xd5330400 + regnum
;
302 retval
= dpm
->instr_write_data_dcc(dpm
, i
, value
);
309 if (retval
== ERROR_OK
) {
311 LOG_DEBUG("WRITE: %s, %16.16llx", r
->name
, (unsigned long long)value
);
317 /* just write the register -- rely on the core mode being right */
318 static int dpm_write_reg(struct arm_dpm
*dpm
, struct reg
*r
, unsigned regnum
)
321 return dpm_write_reg64(dpm
, r
, regnum
);
323 return dpm_write_reg32(dpm
, r
, regnum
);
326 static int arm_dpm_read_current_registers_i(struct arm_dpm
*dpm
)
328 struct arm
*arm
= dpm
->arm
;
329 uint32_t cpsr
, instr
, core_regs
;
332 enum arm_state core_state
= arm
->core_state
;
334 retval
= dpm
->prepare(dpm
);
335 if (retval
!= ERROR_OK
)
338 /* read R0 first (it's used for scratch), then CPSR */
339 r
= arm
->core_cache
->reg_list
+ 0;
341 retval
= dpm_read_reg(dpm
, r
, 0);
342 if (retval
!= ERROR_OK
)
347 if (core_state
== ARM_STATE_AARCH64
)
348 instr
= 0xd53b4500; /* mrs x0, dspsr_el0 */
350 instr
= ARMV4_5_MRS(0, 0);
351 retval
= dpm
->instr_read_data_r0(dpm
, instr
, &cpsr
);
352 if (retval
!= ERROR_OK
)
355 /* update core mode and state, plus shadow mapping for R8..R14 */
356 arm_set_cpsr(arm
, cpsr
);
358 core_regs
= arm
->core_cache
->num_regs
;
360 /* REVISIT we can probably avoid reading R1..R14, saving time... */
361 for (unsigned i
= 1; i
< core_regs
; i
++) {
362 r
= dpm
->arm_reg_current(arm
, i
);
366 retval
= dpm_read_reg(dpm
, r
, i
);
367 if (retval
!= ERROR_OK
)
371 /* NOTE: SPSR ignored (if it's even relevant). */
373 /* REVISIT the debugger can trigger various exceptions. See the
374 * ARMv7A architecture spec, section C5.7, for more info about
375 * what defenses are needed; v6 debug has the most issues.
379 /* (void) */ dpm
->finish(dpm
);
384 * Read basic registers of the the current context: R0 to R15, and CPSR;
385 * sets the core mode (such as USR or IRQ) and state (such as ARM or Thumb).
386 * In normal operation this is called on entry to halting debug state,
387 * possibly after some other operations supporting restore of debug state
388 * or making sure the CPU is fully idle (drain write buffer, etc).
390 int arm_dpm_read_current_registers(struct arm_dpm
*dpm
)
392 return arm_dpm_read_current_registers_i(dpm
);
395 int arm_dpm_read_current_registers_64(struct arm_dpm
*dpm
)
397 return arm_dpm_read_current_registers_i(dpm
);
400 /* Avoid needless I/O ... leave breakpoints and watchpoints alone
401 * unless they're removed, or need updating because of single-stepping
402 * or running debugger code.
404 static int dpm_maybe_update_bpwp(struct arm_dpm
*dpm
, bool bpwp
,
405 struct dpm_bpwp
*xp
, int *set_p
)
407 int retval
= ERROR_OK
;
414 /* removed or startup; we must disable it */
419 /* disabled, but we must set it */
420 xp
->dirty
= disable
= false;
425 /* set, but we must temporarily disable it */
426 xp
->dirty
= disable
= true;
431 retval
= dpm
->bpwp_disable(dpm
, xp
->number
);
433 retval
= dpm
->bpwp_enable(dpm
, xp
->number
,
434 xp
->address
, xp
->control
);
436 if (retval
!= ERROR_OK
)
437 LOG_ERROR("%s: can't %s HW %spoint %d",
438 disable
? "disable" : "enable",
439 target_name(dpm
->arm
->target
),
440 (xp
->number
< 16) ? "break" : "watch",
446 static int dpm_add_breakpoint(struct target
*target
, struct breakpoint
*bp
);
449 static int arm_dpm_write_dirty_registers_32(struct arm_dpm
*dpm
)
451 struct arm
*arm
= dpm
->arm
;
452 struct reg_cache
*cache
= arm
->core_cache
;
456 /* Scan the registers until we find one that's both dirty and
457 * eligible for flushing. Flush that and everything else that
458 * shares the same core mode setting. Typically this won't
459 * actually find anything to do...
462 enum arm_mode mode
= ARM_MODE_ANY
;
466 /* check everything except our scratch register R0 */
467 for (unsigned i
= 1; i
< cache
->num_regs
; i
++) {
471 /* also skip PC, CPSR, and non-dirty */
474 if (arm
->cpsr
== cache
->reg_list
+ i
)
476 if (!cache
->reg_list
[i
].dirty
)
479 r
= cache
->reg_list
[i
].arch_info
;
482 /* may need to pick and set a mode */
487 mode
= tmode
= r
->mode
;
489 /* cope with special cases */
492 /* r8..r12 "anything but FIQ" case;
493 * we "know" core mode is accurate
494 * since we haven't changed it yet
496 if (arm
->core_mode
== ARM_MODE_FIQ
499 tmode
= ARM_MODE_USR
;
507 /* REVISIT error checks */
508 if (tmode
!= ARM_MODE_ANY
) {
509 retval
= dpm_modeswitch(dpm
, tmode
);
510 if (retval
!= ERROR_OK
)
517 retval
= dpm_write_reg(dpm
,
520 if (retval
!= ERROR_OK
)
526 /* Restore original CPSR ... assuming either that we changed it,
527 * or it's dirty. Must write PC to ensure the return address is
528 * defined, and must not write it before CPSR.
530 retval
= dpm_modeswitch(dpm
, ARM_MODE_ANY
);
531 if (retval
!= ERROR_OK
)
533 arm
->cpsr
->dirty
= false;
535 /* restore the PC, make sure to also switch the core state
536 * to whatever it was set to with "arm core_state" command.
537 * target code will have set PC to an appropriate resume address.
539 retval
= dpm_write_pc_core_state(dpm
, arm
->pc
);
540 if (retval
!= ERROR_OK
)
542 /* on Cortex-A5 (as found on NXP VF610 SoC), BX instruction
543 * executed in debug state doesn't appear to set the PC,
544 * explicitly set it with a "MOV pc, r0". This doesn't influence
545 * CPSR on Cortex-A9 so it should be OK. Maybe due to different
548 retval
= dpm_write_reg(dpm
, arm
->pc
, 15);
549 if (retval
!= ERROR_OK
)
551 arm
->pc
->dirty
= false;
553 /* flush R0 -- it's *very* dirty by now */
554 retval
= dpm_write_reg(dpm
, &cache
->reg_list
[0], 0);
555 if (retval
!= ERROR_OK
)
557 cache
->reg_list
[0].dirty
= false;
563 static int arm_dpm_write_dirty_registers_64(struct arm_dpm
*dpm
)
565 struct arm
*arm
= dpm
->arm
;
566 struct reg_cache
*cache
= arm
->core_cache
;
569 /* Scan the registers until we find one that's both dirty and
570 * eligible for flushing. Flush that and everything else that
571 * shares the same core mode setting. Typically this won't
572 * actually find anything to do...
575 /* check everything except our scratch register R0 */
576 for (unsigned i
= 1; i
< 32; i
++) {
580 if (!cache
->reg_list
[i
].dirty
)
583 r
= cache
->reg_list
[i
].arch_info
;
585 retval
= dpm_write_reg(dpm
,
588 if (retval
!= ERROR_OK
)
592 /* flush R0 -- it's *very* dirty by now */
593 retval
= dpm_write_reg(dpm
, &cache
->reg_list
[0], 0);
594 if (retval
!= ERROR_OK
)
596 cache
->reg_list
[0].dirty
= false;
603 * Writes all modified core registers for all processor modes. In normal
604 * operation this is called on exit from halting debug state.
606 * @param dpm: represents the processor
607 * @param bpwp: true ensures breakpoints and watchpoints are set,
608 * false ensures they are cleared
610 int arm_dpm_write_dirty_registers(struct arm_dpm
*dpm
, bool bpwp
)
612 struct arm
*arm
= dpm
->arm
;
613 struct reg_cache
*cache
= arm
->core_cache
;
616 retval
= dpm
->prepare(dpm
);
617 if (retval
!= ERROR_OK
)
620 /* If we're managing hardware breakpoints for this core, enable
621 * or disable them as requested.
623 * REVISIT We don't yet manage them for ANY cores. Eventually
624 * we should be able to assume we handle them; but until then,
625 * cope with the hand-crafted breakpoint code.
627 if (arm
->target
->type
->add_breakpoint
== dpm_add_breakpoint
) {
628 for (unsigned i
= 0; i
< dpm
->nbp
; i
++) {
629 struct dpm_bp
*dbp
= dpm
->dbp
+ i
;
630 struct breakpoint
*bp
= dbp
->bp
;
632 retval
= dpm_maybe_update_bpwp(dpm
, bpwp
, &dbp
->bpwp
,
633 bp
? &bp
->set
: NULL
);
634 if (retval
!= ERROR_OK
)
639 /* enable/disable watchpoints */
640 for (unsigned i
= 0; i
< dpm
->nwp
; i
++) {
641 struct dpm_wp
*dwp
= dpm
->dwp
+ i
;
642 struct watchpoint
*wp
= dwp
->wp
;
644 retval
= dpm_maybe_update_bpwp(dpm
, bpwp
, &dwp
->bpwp
,
645 wp
? &wp
->set
: NULL
);
646 if (retval
!= ERROR_OK
)
650 /* NOTE: writes to breakpoint and watchpoint registers might
651 * be queued, and need (efficient/batched) flushing later.
654 if (cache
->reg_list
[0].size
== 64)
655 retval
= arm_dpm_write_dirty_registers_64(dpm
);
657 retval
= arm_dpm_write_dirty_registers_32(dpm
);
659 /* (void) */ dpm
->finish(dpm
);
664 /* Returns ARM_MODE_ANY or temporary mode to use while reading the
665 * specified register ... works around flakiness from ARM core calls.
666 * Caller already filtered out SPSR access; mode is never MODE_SYS
669 static enum arm_mode
dpm_mapmode(struct arm
*arm
,
670 unsigned num
, enum arm_mode mode
)
672 enum arm_mode amode
= arm
->core_mode
;
674 /* don't switch if the mode is already correct */
675 if (amode
== ARM_MODE_SYS
)
676 amode
= ARM_MODE_USR
;
681 /* don't switch for non-shadowed registers (r0..r7, r15/pc, cpsr) */
686 /* r8..r12 aren't shadowed for anything except FIQ */
688 if (mode
== ARM_MODE_FIQ
)
691 /* r13/sp, and r14/lr are always shadowed */
696 LOG_WARNING("invalid register #%u", num
);
704 * Standard ARM register accessors ... there are three methods
705 * in "struct arm", to support individual read/write and bulk read
709 static int arm_dpm_read_core_reg(struct target
*target
, struct reg
*r
,
710 int regnum
, enum arm_mode mode
)
712 struct arm_dpm
*dpm
= target_to_arm(target
)->dpm
;
715 if (regnum
< 0 || regnum
> 16)
716 return ERROR_COMMAND_SYNTAX_ERROR
;
719 if (mode
!= ARM_MODE_ANY
)
722 mode
= dpm_mapmode(dpm
->arm
, regnum
, mode
);
724 /* REVISIT what happens if we try to read SPSR in a core mode
725 * which has no such register?
728 retval
= dpm
->prepare(dpm
);
729 if (retval
!= ERROR_OK
)
732 if (mode
!= ARM_MODE_ANY
) {
733 retval
= dpm_modeswitch(dpm
, mode
);
734 if (retval
!= ERROR_OK
)
738 retval
= dpm_read_reg(dpm
, r
, regnum
);
739 if (retval
!= ERROR_OK
)
741 /* always clean up, regardless of error */
743 if (mode
!= ARM_MODE_ANY
)
744 /* (void) */ dpm_modeswitch(dpm
, ARM_MODE_ANY
);
747 /* (void) */ dpm
->finish(dpm
);
751 static int arm_dpm_write_core_reg(struct target
*target
, struct reg
*r
,
752 int regnum
, enum arm_mode mode
, uint8_t *value
)
754 struct arm_dpm
*dpm
= target_to_arm(target
)->dpm
;
758 if (regnum
< 0 || regnum
> 16)
759 return ERROR_COMMAND_SYNTAX_ERROR
;
762 if (mode
!= ARM_MODE_ANY
)
765 mode
= dpm_mapmode(dpm
->arm
, regnum
, mode
);
767 /* REVISIT what happens if we try to write SPSR in a core mode
768 * which has no such register?
771 retval
= dpm
->prepare(dpm
);
772 if (retval
!= ERROR_OK
)
775 if (mode
!= ARM_MODE_ANY
) {
776 retval
= dpm_modeswitch(dpm
, mode
);
777 if (retval
!= ERROR_OK
)
781 retval
= dpm_write_reg(dpm
, r
, regnum
);
782 /* always clean up, regardless of error */
784 if (mode
!= ARM_MODE_ANY
)
785 /* (void) */ dpm_modeswitch(dpm
, ARM_MODE_ANY
);
788 /* (void) */ dpm
->finish(dpm
);
792 static int arm_dpm_full_context(struct target
*target
)
794 struct arm
*arm
= target_to_arm(target
);
795 struct arm_dpm
*dpm
= arm
->dpm
;
796 struct reg_cache
*cache
= arm
->core_cache
;
800 retval
= dpm
->prepare(dpm
);
801 if (retval
!= ERROR_OK
)
805 enum arm_mode mode
= ARM_MODE_ANY
;
809 /* We "know" arm_dpm_read_current_registers() was called so
810 * the unmapped registers (R0..R7, PC, AND CPSR) and some
811 * view of R8..R14 are current. We also "know" oddities of
812 * register mapping: special cases for R8..R12 and SPSR.
814 * Pick some mode with unread registers and read them all.
817 for (unsigned i
= 0; i
< cache
->num_regs
; i
++) {
820 if (cache
->reg_list
[i
].valid
)
822 r
= cache
->reg_list
[i
].arch_info
;
824 /* may need to pick a mode and set CPSR */
829 /* For regular (ARM_MODE_ANY) R8..R12
830 * in case we've entered debug state
831 * in FIQ mode we need to patch mode.
833 if (mode
!= ARM_MODE_ANY
)
834 retval
= dpm_modeswitch(dpm
, mode
);
836 retval
= dpm_modeswitch(dpm
, ARM_MODE_USR
);
838 if (retval
!= ERROR_OK
)
844 /* CPSR was read, so "R16" must mean SPSR */
845 retval
= dpm_read_reg(dpm
,
847 (r
->num
== 16) ? 17 : r
->num
);
848 if (retval
!= ERROR_OK
)
854 retval
= dpm_modeswitch(dpm
, ARM_MODE_ANY
);
855 /* (void) */ dpm
->finish(dpm
);
861 /*----------------------------------------------------------------------*/
864 * Breakpoint and Watchpoint support.
866 * Hardware {break,watch}points are usually left active, to minimize
867 * debug entry/exit costs. When they are set or cleared, it's done in
868 * batches. Also, DPM-conformant hardware can update debug registers
869 * regardless of whether the CPU is running or halted ... though that
870 * fact isn't currently leveraged.
873 static int dpm_bpwp_setup(struct arm_dpm
*dpm
, struct dpm_bpwp
*xp
,
874 uint32_t addr
, uint32_t length
)
878 control
= (1 << 0) /* enable */
879 | (3 << 1); /* both user and privileged access */
881 /* Match 1, 2, or all 4 byte addresses in this word.
883 * FIXME: v7 hardware allows lengths up to 2 GB for BP and WP.
884 * Support larger length, when addr is suitably aligned. In
885 * particular, allow watchpoints on 8 byte "double" values.
887 * REVISIT allow watchpoints on unaligned 2-bit values; and on
888 * v7 hardware, unaligned 4-byte ones too.
892 control
|= (1 << (addr
& 3)) << 5;
895 /* require 2-byte alignment */
897 control
|= (3 << (addr
& 2)) << 5;
902 /* require 4-byte alignment */
909 LOG_ERROR("unsupported {break,watch}point length/alignment");
910 return ERROR_COMMAND_SYNTAX_ERROR
;
913 /* other shared control bits:
914 * bits 15:14 == 0 ... both secure and nonsecure states (v6.1+ only)
915 * bit 20 == 0 ... not linked to a context ID
916 * bit 28:24 == 0 ... not ignoring N LSBs (v7 only)
919 xp
->address
= addr
& ~3;
920 xp
->control
= control
;
923 LOG_DEBUG("BPWP: addr %8.8" PRIx32
", control %" PRIx32
", number %d",
924 xp
->address
, control
, xp
->number
);
926 /* hardware is updated in write_dirty_registers() */
930 static int dpm_add_breakpoint(struct target
*target
, struct breakpoint
*bp
)
932 struct arm
*arm
= target_to_arm(target
);
933 struct arm_dpm
*dpm
= arm
->dpm
;
934 int retval
= ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
937 return ERROR_COMMAND_SYNTAX_ERROR
;
938 if (!dpm
->bpwp_enable
)
941 /* FIXME we need a generic solution for software breakpoints. */
942 if (bp
->type
== BKPT_SOFT
)
943 LOG_DEBUG("using HW bkpt, not SW...");
945 for (unsigned i
= 0; i
< dpm
->nbp
; i
++) {
946 if (!dpm
->dbp
[i
].bp
) {
947 retval
= dpm_bpwp_setup(dpm
, &dpm
->dbp
[i
].bpwp
,
948 bp
->address
, bp
->length
);
949 if (retval
== ERROR_OK
)
958 static int dpm_remove_breakpoint(struct target
*target
, struct breakpoint
*bp
)
960 struct arm
*arm
= target_to_arm(target
);
961 struct arm_dpm
*dpm
= arm
->dpm
;
962 int retval
= ERROR_COMMAND_SYNTAX_ERROR
;
964 for (unsigned i
= 0; i
< dpm
->nbp
; i
++) {
965 if (dpm
->dbp
[i
].bp
== bp
) {
966 dpm
->dbp
[i
].bp
= NULL
;
967 dpm
->dbp
[i
].bpwp
.dirty
= true;
969 /* hardware is updated in write_dirty_registers() */
978 static int dpm_watchpoint_setup(struct arm_dpm
*dpm
, unsigned index_t
,
979 struct watchpoint
*wp
)
982 struct dpm_wp
*dwp
= dpm
->dwp
+ index_t
;
985 /* this hardware doesn't support data value matching or masking */
986 if (wp
->value
|| wp
->mask
!= ~(uint32_t)0) {
987 LOG_DEBUG("watchpoint values and masking not supported");
988 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
991 retval
= dpm_bpwp_setup(dpm
, &dwp
->bpwp
, wp
->address
, wp
->length
);
992 if (retval
!= ERROR_OK
)
995 control
= dwp
->bpwp
.control
;
1007 dwp
->bpwp
.control
= control
;
1009 dpm
->dwp
[index_t
].wp
= wp
;
1014 static int dpm_add_watchpoint(struct target
*target
, struct watchpoint
*wp
)
1016 struct arm
*arm
= target_to_arm(target
);
1017 struct arm_dpm
*dpm
= arm
->dpm
;
1018 int retval
= ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1020 if (dpm
->bpwp_enable
) {
1021 for (unsigned i
= 0; i
< dpm
->nwp
; i
++) {
1022 if (!dpm
->dwp
[i
].wp
) {
1023 retval
= dpm_watchpoint_setup(dpm
, i
, wp
);
1032 static int dpm_remove_watchpoint(struct target
*target
, struct watchpoint
*wp
)
1034 struct arm
*arm
= target_to_arm(target
);
1035 struct arm_dpm
*dpm
= arm
->dpm
;
1036 int retval
= ERROR_COMMAND_SYNTAX_ERROR
;
1038 for (unsigned i
= 0; i
< dpm
->nwp
; i
++) {
1039 if (dpm
->dwp
[i
].wp
== wp
) {
1040 dpm
->dwp
[i
].wp
= NULL
;
1041 dpm
->dwp
[i
].bpwp
.dirty
= true;
1043 /* hardware is updated in write_dirty_registers() */
1052 void arm_dpm_report_wfar(struct arm_dpm
*dpm
, uint32_t addr
)
1054 switch (dpm
->arm
->core_state
) {
1058 case ARM_STATE_THUMB
:
1059 case ARM_STATE_THUMB_EE
:
1062 case ARM_STATE_JAZELLE
:
1063 case ARM_STATE_AARCH64
:
1070 /*----------------------------------------------------------------------*/
1073 * Other debug and support utilities
1076 void arm_dpm_report_dscr(struct arm_dpm
*dpm
, uint32_t dscr
)
1078 struct target
*target
= dpm
->arm
->target
;
1082 /* Examine debug reason */
1083 switch (DSCR_ENTRY(dscr
)) {
1084 case 6: /* Data abort (v6 only) */
1085 case 7: /* Prefetch abort (v6 only) */
1086 /* FALL THROUGH -- assume a v6 core in abort mode */
1087 case 0: /* HALT request from debugger */
1088 case 4: /* EDBGRQ */
1089 target
->debug_reason
= DBG_REASON_DBGRQ
;
1091 case 1: /* HW breakpoint */
1092 case 3: /* SW BKPT */
1093 case 5: /* vector catch */
1094 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
1096 case 2: /* asynch watchpoint */
1097 case 10:/* precise watchpoint */
1098 target
->debug_reason
= DBG_REASON_WATCHPOINT
;
1101 target
->debug_reason
= DBG_REASON_UNDEFINED
;
1106 /*----------------------------------------------------------------------*/
1109 * Setup and management support.
1113 * Hooks up this DPM to its associated target; call only once.
1114 * Initially this only covers the register cache.
1116 * Oh, and watchpoints. Yeah.
1118 int arm_dpm_setup(struct arm_dpm
*dpm
)
1120 struct arm
*arm
= dpm
->arm
;
1121 struct target
*target
= arm
->target
;
1122 struct reg_cache
*cache
;
1126 /* register access setup */
1127 arm
->full_context
= arm_dpm_full_context
;
1128 arm
->read_core_reg
= arm
->read_core_reg
? : arm_dpm_read_core_reg
;
1129 arm
->write_core_reg
= arm
->write_core_reg
? : arm_dpm_write_core_reg
;
1131 /* avoid duplicating the register cache */
1132 if (arm
->core_cache
== NULL
) {
1133 cache
= arm_build_reg_cache(target
, arm
);
1137 *register_get_last_cache_p(&target
->reg_cache
) = cache
;
1140 /* coprocessor access setup */
1144 /* breakpoint setup -- optional until it works everywhere */
1145 if (!target
->type
->add_breakpoint
) {
1146 target
->type
->add_breakpoint
= dpm_add_breakpoint
;
1147 target
->type
->remove_breakpoint
= dpm_remove_breakpoint
;
1150 /* watchpoint setup */
1151 target
->type
->add_watchpoint
= dpm_add_watchpoint
;
1152 target
->type
->remove_watchpoint
= dpm_remove_watchpoint
;
1155 if (dpm
->arm_reg_current
== 0)
1156 dpm
->arm_reg_current
= arm_reg_current
;
1158 /* FIXME add vector catch support */
1160 if (arm
->core_state
== ARM_STATE_AARCH64
) {
1161 dpm
->nbp
= 1 + ((dpm
->didr
>> 24) & 0xf);
1162 dpm
->nwp
= 1 + ((dpm
->didr
>> 28) & 0xf);
1164 dpm
->nbp
= 1 + ((dpm
->didr
>> 12) & 0xf);
1165 dpm
->nwp
= 1 + ((dpm
->didr
>> 20) & 0xf);
1168 dpm
->dbp
= calloc(dpm
->nbp
, sizeof *dpm
->dbp
);
1169 dpm
->dwp
= calloc(dpm
->nwp
, sizeof *dpm
->dwp
);
1171 if (!dpm
->dbp
|| !dpm
->dwp
) {
1177 LOG_INFO("%s: hardware has %d breakpoints, %d watchpoints",
1178 target_name(target
), dpm
->nbp
, dpm
->nwp
);
1180 /* REVISIT ... and some of those breakpoints could match
1181 * execution context IDs...
1188 * Reinitializes DPM state at the beginning of a new debug session
1189 * or after a reset which may have affected the debug module.
1191 int arm_dpm_initialize(struct arm_dpm
*dpm
)
1193 /* Disable all breakpoints and watchpoints at startup. */
1194 if (dpm
->bpwp_disable
) {
1197 for (i
= 0; i
< dpm
->nbp
; i
++) {
1198 dpm
->dbp
[i
].bpwp
.number
= i
;
1199 (void) dpm
->bpwp_disable(dpm
, i
);
1201 for (i
= 0; i
< dpm
->nwp
; i
++) {
1202 dpm
->dwp
[i
].bpwp
.number
= 16 + i
;
1203 (void) dpm
->bpwp_disable(dpm
, 16 + i
);
1206 LOG_WARNING("%s: can't disable breakpoints and watchpoints",
1207 target_name(dpm
->arm
->target
));
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)