1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2009 by Øyvind Harboe *
6 * oyvind.harboe@zylin.com *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
28 #include <helper/time_support.h>
29 #include "target_type.h"
31 #include "arm_opcodes.h"
35 * ARM720 is an ARM7TDMI-S with MMU and ETM7. For information, see
36 * ARM DDI 0229C especially Chapter 9 about debug support.
40 #define _DEBUG_INSTRUCTION_EXECUTION_
43 static int arm720t_scan_cp15(struct target
*target
,
44 uint32_t out
, uint32_t *in
, int instruction
, int clock_arg
)
47 struct arm720t_common
*arm720t
= target_to_arm720(target
);
48 struct arm_jtag
*jtag_info
;
49 struct scan_field fields
[2];
51 uint8_t instruction_buf
= instruction
;
53 jtag_info
= &arm720t
->arm7_9_common
.jtag_info
;
55 buf_set_u32(out_buf
, 0, 32, flip_u32(out
, 32));
57 if ((retval
= arm_jtag_scann(jtag_info
, 0xf, TAP_DRPAUSE
)) != ERROR_OK
)
61 if ((retval
= arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
, TAP_DRPAUSE
)) != ERROR_OK
)
66 fields
[0].num_bits
= 1;
67 fields
[0].out_value
= &instruction_buf
;
68 fields
[0].in_value
= NULL
;
70 fields
[1].num_bits
= 32;
71 fields
[1].out_value
= out_buf
;
72 fields
[1].in_value
= NULL
;
76 fields
[1].in_value
= (uint8_t *)in
;
77 jtag_add_dr_scan(jtag_info
->tap
, 2, fields
, TAP_DRPAUSE
);
78 jtag_add_callback(arm7flip32
, (jtag_callback_data_t
)in
);
81 jtag_add_dr_scan(jtag_info
->tap
, 2, fields
, TAP_DRPAUSE
);
85 jtag_add_runtest(0, TAP_DRPAUSE
);
87 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
88 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
94 LOG_DEBUG("out: %8.8x, in: %8.8x, instruction: %i, clock: %i", out
, *in
, instruction
, clock
);
96 LOG_DEBUG("out: %8.8x, instruction: %i, clock: %i", out
, instruction
, clock_arg
);
98 LOG_DEBUG("out: %8.8" PRIx32
", instruction: %i, clock: %i", out
, instruction
, clock_arg
);
104 static int arm720t_read_cp15(struct target
*target
, uint32_t opcode
, uint32_t *value
)
106 /* fetch CP15 opcode */
107 arm720t_scan_cp15(target
, opcode
, NULL
, 1, 1);
109 arm720t_scan_cp15(target
, ARMV4_5_NOP
, NULL
, 1, 1);
110 /* "EXECUTE" stage (1) */
111 arm720t_scan_cp15(target
, ARMV4_5_NOP
, NULL
, 1, 0);
112 arm720t_scan_cp15(target
, 0x0, NULL
, 0, 1);
113 /* "EXECUTE" stage (2) */
114 arm720t_scan_cp15(target
, 0x0, NULL
, 0, 1);
115 /* "EXECUTE" stage (3), CDATA is read */
116 arm720t_scan_cp15(target
, ARMV4_5_NOP
, value
, 1, 1);
121 static int arm720t_write_cp15(struct target
*target
, uint32_t opcode
, uint32_t value
)
123 /* fetch CP15 opcode */
124 arm720t_scan_cp15(target
, opcode
, NULL
, 1, 1);
126 arm720t_scan_cp15(target
, ARMV4_5_NOP
, NULL
, 1, 1);
127 /* "EXECUTE" stage (1) */
128 arm720t_scan_cp15(target
, ARMV4_5_NOP
, NULL
, 1, 0);
129 arm720t_scan_cp15(target
, 0x0, NULL
, 0, 1);
130 /* "EXECUTE" stage (2) */
131 arm720t_scan_cp15(target
, value
, NULL
, 0, 1);
132 arm720t_scan_cp15(target
, ARMV4_5_NOP
, NULL
, 1, 1);
137 static int arm720t_get_ttb(struct target
*target
, uint32_t *result
)
143 retval
= arm720t_read_cp15(target
, 0xee120f10, &ttb
);
144 if (retval
!= ERROR_OK
)
146 retval
= jtag_execute_queue();
147 if (retval
!= ERROR_OK
)
157 static int arm720t_disable_mmu_caches(struct target
*target
,
158 int mmu
, int d_u_cache
, int i_cache
)
160 uint32_t cp15_control
;
163 /* read cp15 control register */
164 retval
= arm720t_read_cp15(target
, 0xee110f10, &cp15_control
);
165 if (retval
!= ERROR_OK
)
167 retval
= jtag_execute_queue();
168 if (retval
!= ERROR_OK
)
172 cp15_control
&= ~0x1U
;
174 if (d_u_cache
|| i_cache
)
175 cp15_control
&= ~0x4U
;
177 retval
= arm720t_write_cp15(target
, 0xee010f10, cp15_control
);
181 static int arm720t_enable_mmu_caches(struct target
*target
,
182 int mmu
, int d_u_cache
, int i_cache
)
184 uint32_t cp15_control
;
187 /* read cp15 control register */
188 retval
= arm720t_read_cp15(target
, 0xee110f10, &cp15_control
);
189 if (retval
!= ERROR_OK
)
191 retval
= jtag_execute_queue();
192 if (retval
!= ERROR_OK
)
196 cp15_control
|= 0x1U
;
198 if (d_u_cache
|| i_cache
)
199 cp15_control
|= 0x4U
;
201 retval
= arm720t_write_cp15(target
, 0xee010f10, cp15_control
);
205 static int arm720t_post_debug_entry(struct target
*target
)
207 struct arm720t_common
*arm720t
= target_to_arm720(target
);
210 /* examine cp15 control reg */
211 retval
= arm720t_read_cp15(target
, 0xee110f10, &arm720t
->cp15_control_reg
);
212 if (retval
!= ERROR_OK
)
214 retval
= jtag_execute_queue();
215 if (retval
!= ERROR_OK
)
217 LOG_DEBUG("cp15_control_reg: %8.8" PRIx32
"", arm720t
->cp15_control_reg
);
219 arm720t
->armv4_5_mmu
.mmu_enabled
= (arm720t
->cp15_control_reg
& 0x1U
) ? 1 : 0;
220 arm720t
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
= (arm720t
->cp15_control_reg
& 0x4U
) ? 1 : 0;
221 arm720t
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
= 0;
223 /* save i/d fault status and address register */
224 retval
= arm720t_read_cp15(target
, 0xee150f10, &arm720t
->fsr_reg
);
225 if (retval
!= ERROR_OK
)
227 retval
= arm720t_read_cp15(target
, 0xee160f10, &arm720t
->far_reg
);
228 if (retval
!= ERROR_OK
)
230 retval
= jtag_execute_queue();
234 static void arm720t_pre_restore_context(struct target
*target
)
236 struct arm720t_common
*arm720t
= target_to_arm720(target
);
238 /* restore i/d fault status and address register */
239 arm720t_write_cp15(target
, 0xee050f10, arm720t
->fsr_reg
);
240 arm720t_write_cp15(target
, 0xee060f10, arm720t
->far_reg
);
243 static int arm720t_verify_pointer(struct command_context
*cmd_ctx
,
244 struct arm720t_common
*arm720t
)
246 if (arm720t
->common_magic
!= ARM720T_COMMON_MAGIC
) {
247 command_print(cmd_ctx
, "target is not an ARM720");
248 return ERROR_TARGET_INVALID
;
253 static int arm720t_arch_state(struct target
*target
)
255 struct arm720t_common
*arm720t
= target_to_arm720(target
);
258 static const char *state
[] =
260 "disabled", "enabled"
263 armv4_5
= &arm720t
->arm7_9_common
.armv4_5_common
;
265 arm_arch_state(target
);
266 LOG_USER("MMU: %s, Cache: %s",
267 state
[arm720t
->armv4_5_mmu
.mmu_enabled
],
268 state
[arm720t
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
]);
273 static int arm720_mmu(struct target
*target
, int *enabled
)
275 if (target
->state
!= TARGET_HALTED
) {
276 LOG_ERROR("%s: target not halted", __func__
);
277 return ERROR_TARGET_INVALID
;
280 *enabled
= target_to_arm720(target
)->armv4_5_mmu
.mmu_enabled
;
284 static int arm720_virt2phys(struct target
*target
,
285 uint32_t virtual, uint32_t *physical
)
288 struct arm720t_common
*arm720t
= target_to_arm720(target
);
291 int retval
= armv4_5_mmu_translate_va(target
,
292 &arm720t
->armv4_5_mmu
, virtual, &cb
, &ret
);
293 if (retval
!= ERROR_OK
)
299 static int arm720t_read_memory(struct target
*target
,
300 uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
303 struct arm720t_common
*arm720t
= target_to_arm720(target
);
305 /* disable cache, but leave MMU enabled */
306 if (arm720t
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
)
308 retval
= arm720t_disable_mmu_caches(target
, 0, 1, 0);
309 if (retval
!= ERROR_OK
)
312 retval
= arm7_9_read_memory(target
, address
, size
, count
, buffer
);
314 if (arm720t
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
)
316 retval
= arm720t_enable_mmu_caches(target
, 0, 1, 0);
317 if (retval
!= ERROR_OK
)
324 static int arm720t_read_phys_memory(struct target
*target
,
325 uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
327 struct arm720t_common
*arm720t
= target_to_arm720(target
);
329 return armv4_5_mmu_read_physical(target
, &arm720t
->armv4_5_mmu
, address
, size
, count
, buffer
);
332 static int arm720t_write_phys_memory(struct target
*target
,
333 uint32_t address
, uint32_t size
, uint32_t count
, const uint8_t *buffer
)
335 struct arm720t_common
*arm720t
= target_to_arm720(target
);
337 return armv4_5_mmu_write_physical(target
, &arm720t
->armv4_5_mmu
, address
, size
, count
, buffer
);
340 static int arm720t_soft_reset_halt(struct target
*target
)
342 int retval
= ERROR_OK
;
343 struct arm720t_common
*arm720t
= target_to_arm720(target
);
344 struct reg
*dbg_stat
= &arm720t
->arm7_9_common
345 .eice_cache
->reg_list
[EICE_DBG_STAT
];
346 struct arm
*armv4_5
= &arm720t
->arm7_9_common
349 if ((retval
= target_halt(target
)) != ERROR_OK
)
354 long long then
= timeval_ms();
356 while (!(timeout
= ((timeval_ms()-then
) > 1000)))
358 if (buf_get_u32(dbg_stat
->value
, EICE_DBG_STATUS_DBGACK
, 1) == 0)
360 embeddedice_read_reg(dbg_stat
);
361 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
369 if (debug_level
>= 3)
379 LOG_ERROR("Failed to halt CPU after 1 sec");
380 return ERROR_TARGET_TIMEOUT
;
383 target
->state
= TARGET_HALTED
;
385 /* SVC, ARM state, IRQ and FIQ disabled */
388 cpsr
= buf_get_u32(armv4_5
->cpsr
->value
, 0, 32);
391 arm_set_cpsr(armv4_5
, cpsr
);
392 armv4_5
->cpsr
->dirty
= 1;
394 /* start fetching from 0x0 */
395 buf_set_u32(armv4_5
->pc
->value
, 0, 32, 0x0);
396 armv4_5
->pc
->dirty
= 1;
397 armv4_5
->pc
->valid
= 1;
399 retval
= arm720t_disable_mmu_caches(target
, 1, 1, 1);
400 if (retval
!= ERROR_OK
)
402 arm720t
->armv4_5_mmu
.mmu_enabled
= 0;
403 arm720t
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
= 0;
404 arm720t
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
= 0;
406 if ((retval
= target_call_event_callbacks(target
, TARGET_EVENT_HALTED
)) != ERROR_OK
)
414 static int arm720t_init_target(struct command_context
*cmd_ctx
, struct target
*target
)
416 return arm7tdmi_init_target(cmd_ctx
, target
);
419 /* FIXME remove forward decls */
420 static int arm720t_mrc(struct target
*target
, int cpnum
,
421 uint32_t op1
, uint32_t op2
,
422 uint32_t CRn
, uint32_t CRm
,
424 static int arm720t_mcr(struct target
*target
, int cpnum
,
425 uint32_t op1
, uint32_t op2
,
426 uint32_t CRn
, uint32_t CRm
,
429 static int arm720t_init_arch_info(struct target
*target
,
430 struct arm720t_common
*arm720t
, struct jtag_tap
*tap
)
432 struct arm7_9_common
*arm7_9
= &arm720t
->arm7_9_common
;
434 arm7_9
->armv4_5_common
.mrc
= arm720t_mrc
;
435 arm7_9
->armv4_5_common
.mcr
= arm720t_mcr
;
437 arm7tdmi_init_arch_info(target
, arm7_9
, tap
);
439 arm720t
->common_magic
= ARM720T_COMMON_MAGIC
;
441 arm7_9
->post_debug_entry
= arm720t_post_debug_entry
;
442 arm7_9
->pre_restore_context
= arm720t_pre_restore_context
;
444 arm720t
->armv4_5_mmu
.armv4_5_cache
.ctype
= -1;
445 arm720t
->armv4_5_mmu
.get_ttb
= arm720t_get_ttb
;
446 arm720t
->armv4_5_mmu
.read_memory
= arm7_9_read_memory
;
447 arm720t
->armv4_5_mmu
.write_memory
= arm7_9_write_memory
;
448 arm720t
->armv4_5_mmu
.disable_mmu_caches
= arm720t_disable_mmu_caches
;
449 arm720t
->armv4_5_mmu
.enable_mmu_caches
= arm720t_enable_mmu_caches
;
450 arm720t
->armv4_5_mmu
.has_tiny_pages
= 0;
451 arm720t
->armv4_5_mmu
.mmu_enabled
= 0;
456 static int arm720t_target_create(struct target
*target
, Jim_Interp
*interp
)
458 struct arm720t_common
*arm720t
= calloc(1, sizeof(*arm720t
));
460 arm720t
->arm7_9_common
.armv4_5_common
.is_armv4
= true;
461 return arm720t_init_arch_info(target
, arm720t
, target
->tap
);
464 COMMAND_HANDLER(arm720t_handle_cp15_command
)
467 struct target
*target
= get_current_target(CMD_CTX
);
468 struct arm720t_common
*arm720t
= target_to_arm720(target
);
469 struct arm_jtag
*jtag_info
;
471 retval
= arm720t_verify_pointer(CMD_CTX
, arm720t
);
472 if (retval
!= ERROR_OK
)
475 jtag_info
= &arm720t
->arm7_9_common
.jtag_info
;
477 if (target
->state
!= TARGET_HALTED
)
479 command_print(CMD_CTX
, "target must be stopped for \"%s\" command", CMD_NAME
);
483 /* one or more argument, access a single register (write if second argument is given */
487 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[0], opcode
);
492 if ((retval
= arm720t_read_cp15(target
, opcode
, &value
)) != ERROR_OK
)
494 command_print(CMD_CTX
, "couldn't access cp15 with opcode 0x%8.8" PRIx32
"", opcode
);
498 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
503 command_print(CMD_CTX
, "0x%8.8" PRIx32
": 0x%8.8" PRIx32
"", opcode
, value
);
505 else if (CMD_ARGC
== 2)
508 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[1], value
);
510 if ((retval
= arm720t_write_cp15(target
, opcode
, value
)) != ERROR_OK
)
512 command_print(CMD_CTX
, "couldn't access cp15 with opcode 0x%8.8" PRIx32
"", opcode
);
515 command_print(CMD_CTX
, "0x%8.8" PRIx32
": 0x%8.8" PRIx32
"", opcode
, value
);
522 static int arm720t_mrc(struct target
*target
, int cpnum
,
523 uint32_t op1
, uint32_t op2
,
524 uint32_t CRn
, uint32_t CRm
,
529 LOG_ERROR("Only cp15 is supported");
534 return arm720t_read_cp15(target
,
535 ARMV4_5_MRC(cpnum
, op1
, 0, CRn
, CRm
, op2
),
540 static int arm720t_mcr(struct target
*target
, int cpnum
,
541 uint32_t op1
, uint32_t op2
,
542 uint32_t CRn
, uint32_t CRm
,
547 LOG_ERROR("Only cp15 is supported");
551 /* write "from" r0 */
552 return arm720t_write_cp15(target
,
553 ARMV4_5_MCR(cpnum
, op1
, 0, CRn
, CRm
, op2
),
557 static const struct command_registration arm720t_exec_command_handlers
[] = {
560 .handler
= arm720t_handle_cp15_command
,
561 .mode
= COMMAND_EXEC
,
562 /* prefer using less error-prone "arm mcr" or "arm mrc" */
563 .help
= "display/modify cp15 register using ARM opcode"
565 .usage
= "instruction [value]",
567 COMMAND_REGISTRATION_DONE
570 static const struct command_registration arm720t_command_handlers
[] = {
572 .chain
= arm7_9_command_handlers
,
577 .help
= "arm720t command group",
578 .chain
= arm720t_exec_command_handlers
,
580 COMMAND_REGISTRATION_DONE
583 /** Holds methods for ARM720 targets. */
584 struct target_type arm720t_target
=
589 .arch_state
= arm720t_arch_state
,
592 .resume
= arm7_9_resume
,
595 .assert_reset
= arm7_9_assert_reset
,
596 .deassert_reset
= arm7_9_deassert_reset
,
597 .soft_reset_halt
= arm720t_soft_reset_halt
,
599 .get_gdb_reg_list
= arm_get_gdb_reg_list
,
601 .read_memory
= arm720t_read_memory
,
602 .write_memory
= arm7_9_write_memory
,
603 .read_phys_memory
= arm720t_read_phys_memory
,
604 .write_phys_memory
= arm720t_write_phys_memory
,
606 .virt2phys
= arm720_virt2phys
,
608 .bulk_write_memory
= arm7_9_bulk_write_memory
,
610 .checksum_memory
= arm_checksum_memory
,
611 .blank_check_memory
= arm_blank_check_memory
,
613 .run_algorithm
= armv4_5_run_algorithm
,
615 .add_breakpoint
= arm7_9_add_breakpoint
,
616 .remove_breakpoint
= arm7_9_remove_breakpoint
,
617 .add_watchpoint
= arm7_9_add_watchpoint
,
618 .remove_watchpoint
= arm7_9_remove_watchpoint
,
620 .commands
= arm720t_command_handlers
,
621 .target_create
= arm720t_target_create
,
622 .init_target
= arm720t_init_target
,
623 .examine
= arm7_9_examine
,
624 .check_reset
= arm7_9_check_reset
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)