1 /***************************************************************************
2 * Copyright (C) 2013-2015,2019-2020 Synopsys, Inc. *
3 * Frank Dols <frank.dols@synopsys.com> *
4 * Mischa Jonker <mischa.jonker@synopsys.com> *
5 * Anton Kolesov <anton.kolesov@synopsys.com> *
6 * Evgeniy Didin <didin@synopsys.com> *
8 * SPDX-License-Identifier: GPL-2.0-or-later *
9 ***************************************************************************/
11 #ifndef OPENOCD_TARGET_ARC_H
12 #define OPENOCD_TARGET_ARC_H
14 #include <helper/time_support.h>
15 #include <jtag/jtag.h>
17 #include "algorithm.h"
18 #include "breakpoints.h"
19 #include "jtag/interface.h"
22 #include "target_request.h"
23 #include "target_type.h"
24 #include "helper/bits.h"
30 #define ARC_COMMON_MAGIC 0xB32EB324 /* just a unique number */
32 #define AUX_DEBUG_REG 0x5
33 #define AUX_PC_REG 0x6
34 #define AUX_STATUS32_REG 0xA
37 #define SET_CORE_FORCE_HALT BIT(1)
38 #define SET_CORE_HALT_BIT BIT(0) /* STATUS32[0] = H field */
39 #define SET_CORE_ENABLE_INTERRUPTS BIT(31)
40 /* STATUS32[5] or AE bit indicates if the processor is in exception state */
41 #define SET_CORE_AE_BIT BIT(5)
42 /* Single instruction step bit in Debug register */
43 #define SET_CORE_SINGLE_INSTR_STEP BIT(11)
45 #define AUX_STATUS32_REG_HALT_BIT BIT(0)
46 #define AUX_STATUS32_REG_IE_BIT BIT(31) /* STATUS32[31] = IE field */
48 /* Reserved core registers */
49 #define CORE_R61_NUM (61)
50 #define CORE_R62_NUM (62)
52 #define CORE_REG_MAX_NUMBER (63)
54 /* Limit reg_type/reg_type_field name to 20 symbols */
55 #define REG_TYPE_MAX_NAME_LENGTH 20
57 struct arc_reg_bitfield
{
58 struct reg_data_type_bitfield bitfield
;
59 char name
[REG_TYPE_MAX_NAME_LENGTH
];
61 /* Register data type */
62 struct arc_reg_data_type
{
63 struct list_head list
;
64 struct reg_data_type data_type
;
65 struct reg_data_type_flags data_type_flags
;
66 struct reg_data_type_struct data_type_struct
;
67 char data_type_id
[REG_TYPE_MAX_NAME_LENGTH
];
68 struct arc_reg_bitfield
*bitfields
;
70 struct reg_data_type_struct_field
*reg_type_struct_field
;
71 struct reg_data_type_flags_field
*reg_type_flags_field
;
77 /* Standard GDB register types */
78 static const struct reg_data_type standard_gdb_types
[] = {
79 { .type
= REG_TYPE_INT
, .id
= "int" },
80 { .type
= REG_TYPE_INT8
, .id
= "int8" },
81 { .type
= REG_TYPE_INT16
, .id
= "int16" },
82 { .type
= REG_TYPE_INT32
, .id
= "int32" },
83 { .type
= REG_TYPE_INT64
, .id
= "int64" },
84 { .type
= REG_TYPE_INT128
, .id
= "int128" },
85 { .type
= REG_TYPE_UINT8
, .id
= "uint8" },
86 { .type
= REG_TYPE_UINT16
, .id
= "uint16" },
87 { .type
= REG_TYPE_UINT32
, .id
= "uint32" },
88 { .type
= REG_TYPE_UINT64
, .id
= "uint64" },
89 { .type
= REG_TYPE_UINT128
, .id
= "uint128" },
90 { .type
= REG_TYPE_CODE_PTR
, .id
= "code_ptr" },
91 { .type
= REG_TYPE_DATA_PTR
, .id
= "data_ptr" },
92 { .type
= REG_TYPE_FLOAT
, .id
= "float" },
93 { .type
= REG_TYPE_IEEE_SINGLE
, .id
= "ieee_single" },
94 { .type
= REG_TYPE_IEEE_DOUBLE
, .id
= "ieee_double" },
99 uint32_t common_magic
;
101 struct arc_jtag jtag_info
;
103 struct reg_cache
*core_and_aux_cache
;
104 struct reg_cache
*bcr_cache
;
106 /* Indicate if cach was built (for deinit function) */
107 bool core_aux_cache_built
;
108 bool bcr_cache_built
;
109 /* Closely Coupled memory(CCM) regions for performance-critical
110 * code (optional). */
111 uint32_t iccm0_start
;
113 uint32_t iccm1_start
;
120 /* Register descriptions */
121 struct list_head reg_data_types
;
122 struct list_head core_reg_descriptions
;
123 struct list_head aux_reg_descriptions
;
124 struct list_head bcr_reg_descriptions
;
125 unsigned long num_regs
;
126 unsigned long num_core_regs
;
127 unsigned long num_aux_regs
;
128 unsigned long num_bcr_regs
;
129 unsigned long last_general_reg
;
131 /* PC register location in register cache. */
132 unsigned long pc_index_in_cache
;
133 /* DEBUG register location in register cache. */
134 unsigned long debug_index_in_cache
;
137 /* Borrowed from nds32.h */
138 #define CHECK_RETVAL(action) \
140 int __retval = (action); \
141 if (__retval != ERROR_OK) { \
142 LOG_DEBUG("error while calling \"%s\"", \
148 #define JIM_CHECK_RETVAL(action) \
150 int __retval = (action); \
151 if (__retval != JIM_OK) { \
152 LOG_DEBUG("error while calling \"%s\"", \
158 static inline struct arc_common
*target_to_arc(struct target
*target
)
160 return target
->arch_info
;
164 /* ARC Register description */
165 struct arc_reg_desc
{
167 struct target
*target
;
172 /* Actual place of storing reg_value */
173 uint8_t reg_value
[4];
175 /* Actual place of storing register feature */
176 struct reg_feature feature
;
178 /* GDB XML feature */
179 char *gdb_xml_feature
;
181 /* Is this a register in g/G-packet? */
184 /* Architectural number: core reg num or AUX reg num */
187 /* Core or AUX register? */
190 /* Build configuration register? */
194 struct reg_data_type
*data_type
;
196 struct list_head list
;
200 #define ERROR_ARC_REGISTER_NOT_FOUND (-700)
201 #define ERROR_ARC_REGISTER_FIELD_NOT_FOUND (-701)
202 #define ERROR_ARC_REGISTER_IS_NOT_STRUCT (-702)
203 #define ERROR_ARC_FIELD_IS_NOT_BITFIELD (-703)
204 #define ERROR_ARC_REGTYPE_NOT_FOUND (-704)
206 void free_reg_desc(struct arc_reg_desc
*r
);
209 void arc_reg_data_type_add(struct target
*target
,
210 struct arc_reg_data_type
*data_type
);
212 int arc_reg_add(struct target
*target
, struct arc_reg_desc
*arc_reg
,
213 const char * const type_name
, const size_t type_name_len
);
215 struct reg
*arc_reg_get_by_name(struct reg_cache
*first
,
216 const char *name
, bool search_all
);
218 int arc_reg_get_field(struct target
*target
, const char *reg_name
,
219 const char *field_name
, uint32_t *value_ptr
);
221 #endif /* OPENOCD_TARGET_ARC_H */
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)