tcl/boards: Rename 'ek-tm4c1294xl.cfg' to 'ti_ek-tm4c1294xl.cfg'
[openocd.git] / tcl / board / rsc-w910.cfg
index 423fb8fd00520e2f881bfbf41df1a4c8e5783723..574de0c0761e5e8d10add8583fb127d7c2f99174 100644 (file)
@@ -12,8 +12,8 @@ source [find target/nuc910.cfg]
 #
 reset_config trst_and_srst srst_pulls_trst
 
-adapter_khz 1000
-adapter_nsrst_delay 100
+adapter speed 1000
+adapter srst delay 100
 jtag_ntrst_delay 100
 
 $_TARGETNAME configure -work-area-phys 0x00000000 -work-area-size 0x04000000 -work-area-backup 0
@@ -28,39 +28,39 @@ nand device $_NANDNAME nuc910 $_TARGETNAME
 # Target events
 #
 
-$_TARGETNAME configure -event reset-start {adapter_khz 1000}
+$_TARGETNAME configure -event reset-start {adapter speed 1000}
 
 $_TARGETNAME configure -event reset-init {
        # switch on PLL for 200MHz operation
        # running from 15MHz input clock
-       
-       mww 0xB0000200 0x00000030 # CLKEN
-       mww 0xB0000204 0x00000f3c # CLKSEL
-       mww 0xB0000208 0x05007000 # CLKDIV
-       mww 0xB000020C 0x00004f24 # PLLCON0
-       mww 0xB0000210 0x00002b63 # PLLCON1
-       mww 0xB000000C 0x08817fa6 # MFSEL
+
+       mww 0xB0000200 0x00000030 ;# CLKEN
+       mww 0xB0000204 0x00000f3c ;# CLKSEL
+       mww 0xB0000208 0x05007000 ;# CLKDIV
+       mww 0xB000020C 0x00004f24 ;# PLLCON0
+       mww 0xB0000210 0x00002b63 ;# PLLCON1
+       mww 0xB000000C 0x08817fa6 ;# MFSEL
        sleep 10
-       
+
        # we are now running @ 200MHz
        # enable all openocd speed tweaks
-       
+
        arm7_9 dcc_downloads enable
        arm7_9 fast_memory_access enable
-       adapter_khz 15000
-       
+       adapter speed 15000
+
        # map nor flash to 0x20000000
        # map sdram to 0x00000000
-       
-       mww 0xb0001000 0x000530c1 # EBICON
-       mww 0xb0001004 0x40030084 # ROMCON
-       mww 0xb0001008 0x000010ee # SDCONF0
-       mww 0xb000100C 0x00000000 # SDCONF1
-       mww 0xb0001010 0x0000015b # SDTIME0
-       mww 0xb0001014 0x0000015b # SDTIME1
-       mww 0xb0001018 0x00000000 # EXT0CON
-       mww 0xb000101C 0x00000000 # EXT1CON
-       mww 0xb0001020 0x00000000 # EXT2CON
-       mww 0xb0001024 0x00000000 # EXT3CON
-       mww 0xb000102c 0x00ff0048 # CKSKEW
+
+       mww 0xb0001000 0x000530c1 ;# EBICON
+       mww 0xb0001004 0x40030084 ;# ROMCON
+       mww 0xb0001008 0x000010ee ;# SDCONF0
+       mww 0xb000100C 0x00000000 ;# SDCONF1
+       mww 0xb0001010 0x0000015b ;# SDTIME0
+       mww 0xb0001014 0x0000015b ;# SDTIME1
+       mww 0xb0001018 0x00000000 ;# EXT0CON
+       mww 0xb000101C 0x00000000 ;# EXT1CON
+       mww 0xb0001020 0x00000000 ;# EXT2CON
+       mww 0xb0001024 0x00000000 ;# EXT3CON
+       mww 0xb000102c 0x00ff0048 ;# CKSKEW
 }

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)