Rick Altherr <kc8apf@kc8apf.net> switch to new syntax for target events
[openocd.git] / src / target / target / xba_revA3.cfg
index 0c73e8c1eff5fc93100117d7893803be32b34b6c..30d119a877120d2ad0da5694ddef09bbc1c46773 100644 (file)
@@ -9,20 +9,58 @@ jtag_ntrst_delay 100
 #format L IRC IRCM IDCODE (Length, IR Capture, IR capture Mask, IDCODE)
 jtag_device 7 0x1 0x7f 0x7e
 
-daemon_startup reset
+target create target0 xscale -endian big -chain-position 0 -variant ixp42x
+[new_target_name] configure -event reset-init {
+       #############################################################################
+       # setup expansion bus CS, disable external wdt
+       #############################################################################
+       mww 0xc4000000  0xbd113842  #CS0  : Flash, write enabled @0x50000000
+       mww 0xc4000004  0x94d10013  #CS1
+       mww 0xc4000008  0x95960003  #CS2
+       mww 0xc400000c  0x00000000  #CS3
+       mww 0xc4000010  0x80900003  #CS4
+       mww 0xc4000014  0x9d520003  #CS5
+       mww 0xc4000018  0x81860001  #CS6
+       mww 0xc400001c  0x80900003  #CS7
 
-#target <type> <endianess> <reset mode> <JTAG pos> <variant>
-target  xscale big         reset_init   0          ixp42x
-#target  xscale big         run_and_halt   0          ixp42x
-target_script 0 reset event/xba_revA3.script
+       #############################################################################
+       # init SDRAM controller: 16MB, one bank, CL3
+       #############################################################################
+       mww 0xCC000000  0x2A # SDRAM_CFG: 64MBit, CL3
+       mww 0xCC000004     0 # disable refresh
+       mww 0xCC000008     3 # NOP
+       sleep 100
+       mww 0xCC000004  2100 # set refresh counter
+       mww 0xCC000008     2 # Precharge All Banks
+       sleep 100
+       mww 0xCC000008     4 # Auto Refresh
+       mww 0xCC000008     4 # Auto Refresh
+       mww 0xCC000008     4 # Auto Refresh
+       mww 0xCC000008     4 # Auto Refresh
+       mww 0xCC000008     4 # Auto Refresh
+       mww 0xCC000008     4 # Auto Refresh
+       mww 0xCC000008     4 # Auto Refresh
+       mww 0xCC000008     4 # Auto Refresh
+       mww 0xCC000008     1 # Mode Select CL3
 
-run_and_halt_time 0 100
+       #mww 0xc4000020  0xffffee # CFG0: remove expansion bus boot flash
+       #mirror at 0x00000000
 
-flash bank cfi 0x50000000 0x400000 2 2 0
-working_area 0 0x20010000 0x8000 nobackup
+       #big endian
+       reg XSCALE_CTRL 0xF8
+
+       #
+       # detect flash
+       #
+       flash probe 0
+}
+
+[new_target_name] configure -work-area-virt 0 -work-area-phys 0x20010000 -work-area-size 0x8060 -work-area-backup 0
 
-# halt target
-wait_halt
 
+flash bank cfi 0x50000000 0x400000 2 2 0
+
+init 
+reset init
 # set big endian mode
 reg XSCALE_CTRL 0xF8

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)