1 ################################################################################
2 # Olimex SAM9-L9260 Development Board
4 # http://www.olimex.com/dev/sam9-L9260.html
6 # Atmel AT91SAM9260 : PLLA = 198.656 MHz, MCK = 99.328 MHz
7 # PMC configured for external 18.432 MHz crystal
9 # 32-bit SDRAM : 2 x Samsung K4S561632J-UC75, 4M x 16Bit x 4 Banks
10 # 8-bit NAND Flash : 1 x Samsung K9F4G08U0M, 512M x 8Bit
11 # Dataflash : 1 x Atmel AT45DB161D, 16Mbit
13 ################################################################################
15 source [find target/at91sam9260.cfg]
17 # NTRST_E jumper is enabled by default, so we don't need to override the reset
19 #reset_config srst_only
21 $_TARGETNAME configure -event reset-start {
22 # At reset, CPU runs at 32.768 kHz. JTAG frequency must be 6 times slower if
23 # RCLK is not supported.
27 # RSTC_MR : enable user reset, reset length is 64 slow clock cycles. MMU may
28 # be enabled... use physical address.
29 arm926ejs mww_phys 0xfffffd08 0xa5000501
32 $_TARGETNAME configure -event reset-init {
33 mww 0xfffffd44 0x00008000 # WDT_MR : disable watchdog
36 # Clock configuration for 99.328 MHz main clock.
38 mww 0xfffffc20 0x00004001 # CKGR_MOR : enable main oscillator, 512 slow clock startup
39 sleep 20 # wait 20 ms (need 15.6 ms for startup)
40 mww 0xfffffc30 0x00000001 # PMC_MCKR : switch to main oscillator (18.432 MHz)
42 mww 0xfffffc28 0x2060bf09 # CKGR_PLLAR : 18.432 MHz / 9 * 97 = 198.656 MHz, 63 slow clock startup
43 sleep 20 # wait 20 ms (need 1.9 ms for startup)
44 mww 0xfffffc30 0x00000101 # PMC_MCKR : no scale on proc clock, master is proc / 2
46 mww 0xfffffc30 0x00000102 # PMC_MCKR : switch to PLLA (99.328 MHz)
48 # Increase JTAG speed to 6 MHz if RCLK is not supported.
51 arm7_9 dcc_downloads enable # Enable faster DCC downloads.
54 # SDRAM configuration for 2 x Samsung K4S561632J-UC75, 4M x 16Bit x 4 Banks.
56 mww 0xfffff870 0xffff0000 # PIOC_ASR : select peripheral function for D15..D31
57 mww 0xfffff804 0xffff0000 # PIOC_PDR : disable PIO function for D15..D31
59 mww 0xffffef1c 0x00010002 # EBI_CSA : assign EBI CS1 to SDRAM, VDDIOMSEL set for +3V3 memory
61 mww 0xffffea08 0x85237259 # SDRAMC_CR : configure SDRAM for Samsung chips
63 mww 0xffffea00 0x1 # SDRAMC_MR : issue NOP command
65 mww 0xffffea00 0x2 # SDRAMC_MR : issue an 'All Banks Precharge' command
67 mww 0xffffea00 0x4 # SDRAMC_MR : issue 8 x 'Auto-Refresh' command
83 mww 0xffffea00 0x3 # SDRAMC_MR : issue a 'Load Mode Register' command
85 mww 0xffffea00 0x0 # SDRAMC_MR : normal mode
88 mww 0xffffea04 0x2b6 # SDRAMC_TR : set refresh timer count to 7 us
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)