1 ################################################################################
2 # Atmel AT91SAM9261-EK eval board
3 ################################################################################
5 source [find mem_helper.tcl]
6 source [find target/at91sam9261.cfg]
7 uplevel #0 [list source [find chip/atmel/at91/hardware.cfg]]
8 uplevel #0 [list source [find chip/atmel/at91/at91sam9261.cfg]]
9 uplevel #0 [list source [find chip/atmel/at91/at91sam9261_matrix.cfg]]
10 uplevel #0 [list source [find chip/atmel/at91/at91sam9_init.cfg]]
12 # By default S1 is open and this means that NTRST is not connected.
13 # The reset_config in target/at91sam9261.cfg is overridden here.
14 # (or S1 must be populated with a 0 Ohm resistor)
15 reset_config srst_only
18 $_TARGETNAME configure -event gdb-attach { reset init }
19 $_TARGETNAME configure -event reset-init { at91sam9261ek_reset_init }
20 $_TARGETNAME configure -event reset-start { at91sam9_reset_start }
22 proc at91sam9261ek_reset_init { } {
24 ;# for ppla at 199 Mhz
25 set config(master_pll_div) 15
26 set config(master_pll_mul) 162
28 ;# for ppla at 239 Mhz
29 ;# set master_pll_div 1
30 ;# set master_pll_mul 13
32 set val [expr $::AT91_WDT_WDV] ;# Counter Value
33 set val [expr ($val | $::AT91_WDT_WDDIS)] ;# Watchdog Disable
34 set val [expr ($val | $::AT91_WDT_WDD)] ;# Delta Value
35 set val [expr ($val | $::AT91_WDT_WDDBGHLT)] ;# Debug Halt
36 set val [expr ($val | $::AT91_WDT_WDIDLEHLT)] ;# Idle Halt
38 set config(wdt_mr_val) $val
40 ;# EBI_CSA, no pull-ups for D[15:0], CS1 SDRAM, CS3 NAND Flash
41 set config(matrix_ebicsa_addr) $::AT91_MATRIX_EBICSA
42 set config(matrix_ebicsa_val) [expr ($::AT91_MATRIX_DBPUC | $::AT91_MATRIX_CS1A_SDRAMC)]
44 ;# SDRAMC_CR - Configuration register
45 set val [expr $::AT91_SDRAMC_NC_9]
46 set val [expr ($val | $::AT91_SDRAMC_NR_13)]
47 set val [expr ($val | $::AT91_SDRAMC_NB_4)]
48 set val [expr ($val | $::AT91_SDRAMC_CAS_3)]
49 set val [expr ($val | $::AT91_SDRAMC_DBW_32)]
50 set val [expr ($val | (2 << 8))] ;# Write Recovery Delay
51 set val [expr ($val | (7 << 12))] ;# Row Cycle Delay
52 set val [expr ($val | (3 << 16))] ;# Row Precharge Delay
53 set val [expr ($val | (2 << 20))] ;# Row to Column Delay
54 set val [expr ($val | (5 << 24))] ;# Active to Precharge Delay
55 set val [expr ($val | (8 << 28))] ;# Exit Self Refresh to Active Delay
57 set config(sdram_cr_val) $val
59 set config(sdram_tr_val) 0x13c
61 set config(sdram_base) $::AT91_CHIPSELECT_1
62 at91sam9_reset_init $config
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)