fix crash when connecting GDB to powered down target
[openocd.git] / src / target / target / zy1000.cfg
1 #Script for ZY1000
2
3 #Atmel ties SRST & TRST together, at which point it makes
4 #no sense to use TRST, but use TMS instead.
5 #
6 #The annoying thing with tying SRST & TRST together is that
7 #there is no way to halt the CPU *before and during* the
8 #SRST reset, which means that the CPU will run a number
9 #of cycles before it can be halted(as much as milliseconds).
10 reset_config srst_only srst_pulls_trst
11
12 #jtag scan chain
13 #format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
14 jtag_device 4 0x1 0xf 0xe
15
16 #target configuration
17 target arm7tdmi little 0 arm7tdmi-s_r4
18
19 # at CPU CLK <32kHz this must be disabled
20 arm7_9 fast_memory_access enable
21 arm7_9 dcc_downloads enable
22
23 flash bank ecosflash 0x01000000 0x200000 2 2 0 ecos/at91eb40a.elf
24 [new_target_name] configure -event reset-init {
25
26 # Set up chip selects & timings
27 mww 0xFFE00000 0x0100273D
28 mww 0xFFE00004 0x08002125
29 mww 0xFFEe0008 0x02002125
30 mww 0xFFE0000c 0x03002125
31 mww 0xFFE00010 0x40000000
32 mww 0xFFE00014 0x50000000
33 mww 0xFFE00018 0x60000000
34 mww 0xFFE0001c 0x70000000
35 mww 0xFFE00020 0x00000001
36 mww 0xFFE00024 0x00000000
37
38 # remap
39 mww 0xFFFFF124 0xFFFFFFFF
40 mww 0xffff0010 0x100
41 mww 0xffff0034 0x100
42
43 #disable 16x5x UART interrupts
44 mww 0x08020004 0
45
46
47 }
48
49 # required for usable performance. Used for lots of
50 # other things than flash programming.
51 working_area 0 0x00000000 0x20000 nobackup
52
53 jtag_khz 16000

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)