1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
28 #include "arm_disassembler.h"
30 #include "etm_dummy.h"
32 #if BUILD_OOCD_TRACE == 1
33 #include "oocd_trace.h"
38 * ARM "Embedded Trace Macrocell" (ETM) support -- direct JTAG access.
40 * ETM modules collect instruction and/or data trace information, compress
41 * it, and transfer it to a debugging host through either a (buffered) trace
42 * port (often a 38-pin Mictor connector) or an Embedded Trace Buffer (ETB).
44 * There are several generations of these modules. Original versions have
45 * JTAG access through a dedicated scan chain. Recent versions have added
46 * access via coprocessor instructions, memory addressing, and the ARM Debug
47 * Interface v5 (ADIv5); and phased out direct JTAG access.
49 * This code supports up to the ETMv1.3 architecture, as seen in ETM9 and
50 * most common ARM9 systems. Note: "CoreSight ETM9" implements ETMv3.2,
51 * implying non-JTAG connectivity options.
53 * Relevant documentation includes:
54 * ARM DDI 0157G ... ETM9 (r2p2) Technical Reference Manual
55 * ARM DDI 0315B ... CoreSight ETM9 (r0p1) Technical Reference Manual
56 * ARM IHI 0014O ... Embedded Trace Macrocell, Architecture Specification
67 uint8_t size
; /* low-N of 32 bits */
68 uint8_t mode
; /* RO, WO, RW */
69 uint8_t bcd_vers
; /* 1.0, 2.0, etc */
74 * Registers 0..0x7f are JTAG-addressable using scanchain 6.
75 * (Or on some processors, through coprocessor operations.)
76 * Newer versions of ETM make some W/O registers R/W, and
77 * provide definitions for some previously-unused bits.
80 /* core registers used to version/configure the ETM */
81 static const struct etm_reg_info etm_core
[] = {
82 /* NOTE: we "know" the order here ... */
83 { ETM_CONFIG
, 32, RO
, 0x10, "ETM_config", },
84 { ETM_ID
, 32, RO
, 0x20, "ETM_id", },
87 /* basic registers that are always there given the right ETM version */
88 static const struct etm_reg_info etm_basic
[] = {
89 /* ETM Trace Registers */
90 { ETM_CTRL
, 32, RW
, 0x10, "ETM_ctrl", },
91 { ETM_TRIG_EVENT
, 17, WO
, 0x10, "ETM_trig_event", },
92 { ETM_ASIC_CTRL
, 8, WO
, 0x10, "ETM_asic_ctrl", },
93 { ETM_STATUS
, 3, RO
, 0x11, "ETM_status", },
94 { ETM_SYS_CONFIG
, 9, RO
, 0x12, "ETM_sys_config", },
96 /* TraceEnable configuration */
97 { ETM_TRACE_RESOURCE_CTRL
, 32, WO
, 0x12, "ETM_trace_resource_ctrl", },
98 { ETM_TRACE_EN_CTRL2
, 16, WO
, 0x12, "ETM_trace_en_ctrl2", },
99 { ETM_TRACE_EN_EVENT
, 17, WO
, 0x10, "ETM_trace_en_event", },
100 { ETM_TRACE_EN_CTRL1
, 26, WO
, 0x10, "ETM_trace_en_ctrl1", },
102 /* ViewData configuration (data trace) */
103 { ETM_VIEWDATA_EVENT
, 17, WO
, 0x10, "ETM_viewdata_event", },
104 { ETM_VIEWDATA_CTRL1
, 32, WO
, 0x10, "ETM_viewdata_ctrl1", },
105 { ETM_VIEWDATA_CTRL2
, 32, WO
, 0x10, "ETM_viewdata_ctrl2", },
106 { ETM_VIEWDATA_CTRL3
, 17, WO
, 0x10, "ETM_viewdata_ctrl3", },
108 /* REVISIT exclude VIEWDATA_CTRL2 when it's not there */
110 { 0x78, 12, WO
, 0x20, "ETM_sync_freq", },
111 { 0x7a, 22, RO
, 0x31, "ETM_config_code_ext", },
112 { 0x7b, 32, WO
, 0x31, "ETM_ext_input_select", },
113 { 0x7c, 32, WO
, 0x34, "ETM_trace_start_stop", },
114 { 0x7d, 8, WO
, 0x34, "ETM_behavior_control", },
117 static const struct etm_reg_info etm_fifofull
[] = {
118 /* FIFOFULL configuration */
119 { ETM_FIFOFULL_REGION
, 25, WO
, 0x10, "ETM_fifofull_region", },
120 { ETM_FIFOFULL_LEVEL
, 8, WO
, 0x10, "ETM_fifofull_level", },
123 static const struct etm_reg_info etm_addr_comp
[] = {
124 /* Address comparator register pairs */
125 #define ADDR_COMPARATOR(i) \
126 { ETM_ADDR_COMPARATOR_VALUE + (i) - 1, 32, WO, 0x10, \
127 "ETM_addr_" #i "_comparator_value", }, \
128 { ETM_ADDR_ACCESS_TYPE + (i) - 1, 7, WO, 0x10, \
129 "ETM_addr_" #i "_access_type", }
147 #undef ADDR_COMPARATOR
150 static const struct etm_reg_info etm_data_comp
[] = {
151 /* Data Value Comparators (NOTE: odd addresses are reserved) */
152 #define DATA_COMPARATOR(i) \
153 { ETM_DATA_COMPARATOR_VALUE + 2*(i) - 1, 32, WO, 0x10, \
154 "ETM_data_" #i "_comparator_value", }, \
155 { ETM_DATA_COMPARATOR_MASK + 2*(i) - 1, 32, WO, 0x10, \
156 "ETM_data_" #i "_comparator_mask", }
165 #undef DATA_COMPARATOR
168 static const struct etm_reg_info etm_counters
[] = {
169 #define ETM_COUNTER(i) \
170 { ETM_COUNTER_RELOAD_VALUE + (i) - 1, 16, WO, 0x10, \
171 "ETM_counter_" #i "_reload_value", }, \
172 { ETM_COUNTER_ENABLE + (i) - 1, 18, WO, 0x10, \
173 "ETM_counter_" #i "_enable", }, \
174 { ETM_COUNTER_RELOAD_EVENT + (i) - 1, 17, WO, 0x10, \
175 "ETM_counter_" #i "_reload_event", }, \
176 { ETM_COUNTER_VALUE + (i) - 1, 16, RO, 0x10, \
177 "ETM_counter_" #i "_value", }
185 static const struct etm_reg_info etm_sequencer
[] = {
187 { ETM_SEQUENCER_EVENT + (i), 17, WO, 0x10, \
188 "ETM_sequencer_event" #i, }
189 ETM_SEQ(0), /* 1->2 */
190 ETM_SEQ(1), /* 2->1 */
191 ETM_SEQ(2), /* 2->3 */
192 ETM_SEQ(3), /* 3->1 */
193 ETM_SEQ(4), /* 3->2 */
194 ETM_SEQ(5), /* 1->3 */
197 { ETM_SEQUENCER_STATE
, 2, RO
, 0x10, "ETM_sequencer_state", },
200 static const struct etm_reg_info etm_outputs
[] = {
201 #define ETM_OUTPUT(i) \
202 { ETM_EXTERNAL_OUTPUT + (i) - 1, 17, WO, 0x10, \
203 "ETM_external_output" #i, }
213 /* registers from 0x6c..0x7f were added after ETMv1.3 */
215 /* Context ID Comparators */
216 { 0x6c, 32, RO
, 0x20, "ETM_contextid_comparator_value1", }
217 { 0x6d, 32, RO
, 0x20, "ETM_contextid_comparator_value2", }
218 { 0x6e, 32, RO
, 0x20, "ETM_contextid_comparator_value3", }
219 { 0x6f, 32, RO
, 0x20, "ETM_contextid_comparator_mask", }
222 static int etm_get_reg(struct reg
*reg
);
223 static int etm_read_reg_w_check(struct reg
*reg
,
224 uint8_t* check_value
, uint8_t* check_mask
);
225 static int etm_register_user_commands(struct command_context
*cmd_ctx
);
226 static int etm_set_reg_w_exec(struct reg
*reg
, uint8_t *buf
);
227 static int etm_write_reg(struct reg
*reg
, uint32_t value
);
229 static const struct reg_arch_type etm_scan6_type
= {
231 .set
= etm_set_reg_w_exec
,
234 /* Look up register by ID ... most ETM instances only
235 * support a subset of the possible registers.
237 static struct reg
*etm_reg_lookup(struct etm_context
*etm_ctx
, unsigned id
)
239 struct reg_cache
*cache
= etm_ctx
->reg_cache
;
242 for (i
= 0; i
< cache
->num_regs
; i
++) {
243 struct etm_reg
*reg
= cache
->reg_list
[i
].arch_info
;
245 if (reg
->reg_info
->addr
== id
)
246 return &cache
->reg_list
[i
];
249 /* caller asking for nonexistent register is a bug! */
250 /* REVISIT say which of the N targets was involved */
251 LOG_ERROR("ETM: register 0x%02x not available", id
);
255 static void etm_reg_add(unsigned bcd_vers
, struct arm_jtag
*jtag_info
,
256 struct reg_cache
*cache
, struct etm_reg
*ereg
,
257 const struct etm_reg_info
*r
, unsigned nreg
)
259 struct reg
*reg
= cache
->reg_list
;
261 reg
+= cache
->num_regs
;
262 ereg
+= cache
->num_regs
;
264 /* add up to "nreg" registers from "r", if supported by this
265 * version of the ETM, to the specified cache.
267 for (; nreg
--; r
++) {
269 /* this ETM may be too old to have some registers */
270 if (r
->bcd_vers
> bcd_vers
)
275 reg
->value
= &ereg
->value
;
276 reg
->arch_info
= ereg
;
277 reg
->type
= &etm_scan6_type
;
282 ereg
->jtag_info
= jtag_info
;
287 struct reg_cache
*etm_build_reg_cache(struct target
*target
,
288 struct arm_jtag
*jtag_info
, struct etm_context
*etm_ctx
)
290 struct reg_cache
*reg_cache
= malloc(sizeof(struct reg_cache
));
291 struct reg
*reg_list
= NULL
;
292 struct etm_reg
*arch_info
= NULL
;
293 unsigned bcd_vers
, config
;
295 /* the actual registers are kept in two arrays */
296 reg_list
= calloc(128, sizeof(struct reg
));
297 arch_info
= calloc(128, sizeof(struct etm_reg
));
299 /* fill in values for the reg cache */
300 reg_cache
->name
= "etm registers";
301 reg_cache
->next
= NULL
;
302 reg_cache
->reg_list
= reg_list
;
303 reg_cache
->num_regs
= 0;
305 /* add ETM_CONFIG, then parse its values to see
306 * which other registers exist in this ETM
308 etm_reg_add(0x10, jtag_info
, reg_cache
, arch_info
,
311 etm_get_reg(reg_list
);
312 etm_ctx
->config
= buf_get_u32((void *)&arch_info
->value
, 0, 32);
313 config
= etm_ctx
->config
;
315 /* figure ETM version then add base registers */
316 if (config
& (1 << 31)) {
318 LOG_WARNING("ETMv2+ support is incomplete");
320 /* REVISIT more registers may exist; they may now be
321 * readable; more register bits have defined meanings;
322 * don't presume trace start/stop support is present;
323 * and include any context ID comparator registers.
325 etm_reg_add(0x20, jtag_info
, reg_cache
, arch_info
,
327 etm_get_reg(reg_list
+ 1);
328 etm_ctx
->id
= buf_get_u32(
329 (void *)&arch_info
[1].value
, 0, 32);
330 LOG_DEBUG("ETM ID: %08x", (unsigned) etm_ctx
->id
);
331 bcd_vers
= 0x10 + (((etm_ctx
->id
) >> 4) & 0xff);
334 switch (config
>> 28) {
351 LOG_WARNING("Bad ETMv1 protocol %d", config
>> 28);
355 etm_ctx
->bcd_vers
= bcd_vers
;
356 LOG_INFO("ETM v%d.%d", bcd_vers
>> 4, bcd_vers
& 0xf);
358 etm_reg_add(bcd_vers
, jtag_info
, reg_cache
, arch_info
,
359 etm_basic
, ARRAY_SIZE(etm_basic
));
361 /* address and data comparators; counters; outputs */
362 etm_reg_add(bcd_vers
, jtag_info
, reg_cache
, arch_info
,
363 etm_addr_comp
, 4 * (0x0f & (config
>> 0)));
364 etm_reg_add(bcd_vers
, jtag_info
, reg_cache
, arch_info
,
365 etm_data_comp
, 2 * (0x0f & (config
>> 4)));
366 etm_reg_add(bcd_vers
, jtag_info
, reg_cache
, arch_info
,
367 etm_counters
, 4 * (0x07 & (config
>> 13)));
368 etm_reg_add(bcd_vers
, jtag_info
, reg_cache
, arch_info
,
369 etm_outputs
, (0x07 & (config
>> 20)));
371 /* FIFOFULL presence is optional
372 * REVISIT for ETMv1.2 and later, don't bother adding this
373 * unless ETM_SYS_CONFIG says it's also *supported* ...
375 if (config
& (1 << 23))
376 etm_reg_add(bcd_vers
, jtag_info
, reg_cache
, arch_info
,
377 etm_fifofull
, ARRAY_SIZE(etm_fifofull
));
379 /* sequencer is optional (for state-dependant triggering) */
380 if (config
& (1 << 16))
381 etm_reg_add(bcd_vers
, jtag_info
, reg_cache
, arch_info
,
382 etm_sequencer
, ARRAY_SIZE(etm_sequencer
));
384 /* REVISIT could realloc and likely save half the memory
385 * in the two chunks we allocated...
388 /* the ETM might have an ETB connected */
389 if (strcmp(etm_ctx
->capture_driver
->name
, "etb") == 0)
391 struct etb
*etb
= etm_ctx
->capture_driver_priv
;
395 LOG_ERROR("etb selected as etm capture driver, but no ETB configured");
399 reg_cache
->next
= etb_build_reg_cache(etb
);
401 etb
->reg_cache
= reg_cache
->next
;
404 etm_ctx
->reg_cache
= reg_cache
;
414 static int etm_read_reg(struct reg
*reg
)
416 return etm_read_reg_w_check(reg
, NULL
, NULL
);
419 static int etm_store_reg(struct reg
*reg
)
421 return etm_write_reg(reg
, buf_get_u32(reg
->value
, 0, reg
->size
));
424 int etm_setup(struct target
*target
)
427 uint32_t etm_ctrl_value
;
428 struct arm
*arm
= target_to_arm(target
);
429 struct etm_context
*etm_ctx
= arm
->etm
;
430 struct reg
*etm_ctrl_reg
;
432 etm_ctrl_reg
= etm_reg_lookup(etm_ctx
, ETM_CTRL
);
436 /* initialize some ETM control register settings */
437 etm_get_reg(etm_ctrl_reg
);
438 etm_ctrl_value
= buf_get_u32(etm_ctrl_reg
->value
, 0, 32);
440 /* clear the ETM powerdown bit (0) */
441 etm_ctrl_value
&= ~ETM_CTRL_POWERDOWN
;
443 /* configure port width (21,6:4), mode (13,17:16) and
444 * for older modules clocking (13)
446 etm_ctrl_value
= (etm_ctrl_value
447 & ~ETM_PORT_WIDTH_MASK
448 & ~ETM_PORT_MODE_MASK
450 & ~ETM_PORT_CLOCK_MASK
)
453 buf_set_u32(etm_ctrl_reg
->value
, 0, 32, etm_ctrl_value
);
454 etm_store_reg(etm_ctrl_reg
);
456 etm_ctx
->control
= etm_ctrl_value
;
458 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
461 /* REVISIT for ETMv3.0 and later, read ETM_sys_config to
462 * verify that those width and mode settings are OK ...
465 if ((retval
= etm_ctx
->capture_driver
->init(etm_ctx
)) != ERROR_OK
)
467 LOG_ERROR("ETM capture driver initialization failed");
473 static int etm_get_reg(struct reg
*reg
)
477 if ((retval
= etm_read_reg(reg
)) != ERROR_OK
)
479 LOG_ERROR("BUG: error scheduling etm register read");
483 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
485 LOG_ERROR("register read failed");
492 static int etm_read_reg_w_check(struct reg
*reg
,
493 uint8_t* check_value
, uint8_t* check_mask
)
495 struct etm_reg
*etm_reg
= reg
->arch_info
;
496 const struct etm_reg_info
*r
= etm_reg
->reg_info
;
497 uint8_t reg_addr
= r
->addr
& 0x7f;
498 struct scan_field fields
[3];
501 if (etm_reg
->reg_info
->mode
== WO
) {
502 LOG_ERROR("BUG: can't read write-only register %s", r
->name
);
503 return ERROR_INVALID_ARGUMENTS
;
506 LOG_DEBUG("%s (%u)", r
->name
, reg_addr
);
508 retval
= arm_jtag_scann(etm_reg
->jtag_info
, 0x6, TAP_IDLE
);
509 if (retval
!= ERROR_OK
)
511 retval
= arm_jtag_set_instr(etm_reg
->jtag_info
, etm_reg
->jtag_info
->intest_instr
, NULL
, TAP_IDLE
);
512 if (retval
!= ERROR_OK
)
515 fields
[0].num_bits
= 32;
516 fields
[0].out_value
= reg
->value
;
517 fields
[0].in_value
= NULL
;
518 fields
[0].check_value
= NULL
;
519 fields
[0].check_mask
= NULL
;
521 fields
[1].num_bits
= 7;
523 fields
[1].out_value
= &temp1
;
524 buf_set_u32(&temp1
, 0, 7, reg_addr
);
525 fields
[1].in_value
= NULL
;
526 fields
[1].check_value
= NULL
;
527 fields
[1].check_mask
= NULL
;
529 fields
[2].num_bits
= 1;
531 fields
[2].out_value
= &temp2
;
532 buf_set_u32(&temp2
, 0, 1, 0);
533 fields
[2].in_value
= NULL
;
534 fields
[2].check_value
= NULL
;
535 fields
[2].check_mask
= NULL
;
537 jtag_add_dr_scan(etm_reg
->jtag_info
->tap
, 3, fields
, TAP_IDLE
);
539 fields
[0].in_value
= reg
->value
;
540 fields
[0].check_value
= check_value
;
541 fields
[0].check_mask
= check_mask
;
543 jtag_add_dr_scan_check(etm_reg
->jtag_info
->tap
, 3, fields
, TAP_IDLE
);
548 static int etm_set_reg(struct reg
*reg
, uint32_t value
)
552 if ((retval
= etm_write_reg(reg
, value
)) != ERROR_OK
)
554 LOG_ERROR("BUG: error scheduling etm register write");
558 buf_set_u32(reg
->value
, 0, reg
->size
, value
);
565 static int etm_set_reg_w_exec(struct reg
*reg
, uint8_t *buf
)
569 etm_set_reg(reg
, buf_get_u32(buf
, 0, reg
->size
));
571 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
573 LOG_ERROR("register write failed");
579 static int etm_write_reg(struct reg
*reg
, uint32_t value
)
581 struct etm_reg
*etm_reg
= reg
->arch_info
;
582 const struct etm_reg_info
*r
= etm_reg
->reg_info
;
583 uint8_t reg_addr
= r
->addr
& 0x7f;
584 struct scan_field fields
[3];
587 if (etm_reg
->reg_info
->mode
== RO
) {
588 LOG_ERROR("BUG: can't write read--only register %s", r
->name
);
589 return ERROR_INVALID_ARGUMENTS
;
592 LOG_DEBUG("%s (%u): 0x%8.8" PRIx32
"", r
->name
, reg_addr
, value
);
594 retval
= arm_jtag_scann(etm_reg
->jtag_info
, 0x6, TAP_IDLE
);
595 if (retval
!= ERROR_OK
)
597 retval
= arm_jtag_set_instr(etm_reg
->jtag_info
, etm_reg
->jtag_info
->intest_instr
, NULL
, TAP_IDLE
);
598 if (retval
!= ERROR_OK
)
601 fields
[0].num_bits
= 32;
603 fields
[0].out_value
= tmp1
;
604 buf_set_u32(tmp1
, 0, 32, value
);
605 fields
[0].in_value
= NULL
;
607 fields
[1].num_bits
= 7;
609 fields
[1].out_value
= &tmp2
;
610 buf_set_u32(&tmp2
, 0, 7, reg_addr
);
611 fields
[1].in_value
= NULL
;
613 fields
[2].num_bits
= 1;
615 fields
[2].out_value
= &tmp3
;
616 buf_set_u32(&tmp3
, 0, 1, 1);
617 fields
[2].in_value
= NULL
;
619 jtag_add_dr_scan(etm_reg
->jtag_info
->tap
, 3, fields
, TAP_IDLE
);
625 /* ETM trace analysis functionality */
627 static struct etm_capture_driver
*etm_capture_drivers
[] =
630 &etm_dummy_capture_driver
,
631 #if BUILD_OOCD_TRACE == 1
632 &oocd_trace_capture_driver
,
637 static int etm_read_instruction(struct etm_context
*ctx
, struct arm_instruction
*instruction
)
646 return ERROR_TRACE_IMAGE_UNAVAILABLE
;
648 /* search for the section the current instruction belongs to */
649 for (i
= 0; i
< ctx
->image
->num_sections
; i
++)
651 if ((ctx
->image
->sections
[i
].base_address
<= ctx
->current_pc
) &&
652 (ctx
->image
->sections
[i
].base_address
+ ctx
->image
->sections
[i
].size
> ctx
->current_pc
))
661 /* current instruction couldn't be found in the image */
662 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
665 if (ctx
->core_state
== ARM_STATE_ARM
)
668 if ((retval
= image_read_section(ctx
->image
, section
,
669 ctx
->current_pc
- ctx
->image
->sections
[section
].base_address
,
670 4, buf
, &size_read
)) != ERROR_OK
)
672 LOG_ERROR("error while reading instruction");
673 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
675 opcode
= target_buffer_get_u32(ctx
->target
, buf
);
676 arm_evaluate_opcode(opcode
, ctx
->current_pc
, instruction
);
678 else if (ctx
->core_state
== ARM_STATE_THUMB
)
681 if ((retval
= image_read_section(ctx
->image
, section
,
682 ctx
->current_pc
- ctx
->image
->sections
[section
].base_address
,
683 2, buf
, &size_read
)) != ERROR_OK
)
685 LOG_ERROR("error while reading instruction");
686 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
688 opcode
= target_buffer_get_u16(ctx
->target
, buf
);
689 thumb_evaluate_opcode(opcode
, ctx
->current_pc
, instruction
);
691 else if (ctx
->core_state
== ARM_STATE_JAZELLE
)
693 LOG_ERROR("BUG: tracing of jazelle code not supported");
698 LOG_ERROR("BUG: unknown core state encountered");
705 static int etmv1_next_packet(struct etm_context
*ctx
, uint8_t *packet
, int apo
)
707 while (ctx
->data_index
< ctx
->trace_depth
)
709 /* if the caller specified an address packet offset, skip until the
710 * we reach the n-th cycle marked with tracesync */
713 if (ctx
->trace_data
[ctx
->data_index
].flags
& ETMV1_TRACESYNC_CYCLE
)
724 /* no tracedata output during a TD cycle
725 * or in a trigger cycle */
726 if ((ctx
->trace_data
[ctx
->data_index
].pipestat
== STAT_TD
)
727 || (ctx
->trace_data
[ctx
->data_index
].flags
& ETMV1_TRIGGER_CYCLE
))
734 /* FIXME there are more port widths than these... */
735 if ((ctx
->control
& ETM_PORT_WIDTH_MASK
) == ETM_PORT_16BIT
)
737 if (ctx
->data_half
== 0)
739 *packet
= ctx
->trace_data
[ctx
->data_index
].packet
& 0xff;
744 *packet
= (ctx
->trace_data
[ctx
->data_index
].packet
& 0xff00) >> 8;
749 else if ((ctx
->control
& ETM_PORT_WIDTH_MASK
) == ETM_PORT_8BIT
)
751 *packet
= ctx
->trace_data
[ctx
->data_index
].packet
& 0xff;
756 /* on a 4-bit port, a packet will be output during two consecutive cycles */
757 if (ctx
->data_index
> (ctx
->trace_depth
- 2))
760 *packet
= ctx
->trace_data
[ctx
->data_index
].packet
& 0xf;
761 *packet
|= (ctx
->trace_data
[ctx
->data_index
+ 1].packet
& 0xf) << 4;
762 ctx
->data_index
+= 2;
771 static int etmv1_branch_address(struct etm_context
*ctx
)
779 /* quit analysis if less than two cycles are left in the trace
780 * because we can't extract the APO */
781 if (ctx
->data_index
> (ctx
->trace_depth
- 2))
784 /* a BE could be output during an APO cycle, skip the current
785 * and continue with the new one */
786 if (ctx
->trace_data
[ctx
->pipe_index
+ 1].pipestat
& 0x4)
788 if (ctx
->trace_data
[ctx
->pipe_index
+ 2].pipestat
& 0x4)
791 /* address packet offset encoded in the next two cycles' pipestat bits */
792 apo
= ctx
->trace_data
[ctx
->pipe_index
+ 1].pipestat
& 0x3;
793 apo
|= (ctx
->trace_data
[ctx
->pipe_index
+ 2].pipestat
& 0x3) << 2;
795 /* count number of tracesync cycles between current pipe_index and data_index
796 * i.e. the number of tracesyncs that data_index already passed by
797 * to subtract them from the APO */
798 for (i
= ctx
->pipe_index
; i
< ctx
->data_index
; i
++)
800 if (ctx
->trace_data
[ctx
->pipe_index
+ 1].pipestat
& ETMV1_TRACESYNC_CYCLE
)
804 /* extract up to four 7-bit packets */
806 if ((retval
= etmv1_next_packet(ctx
, &packet
, (shift
== 0) ? apo
+ 1 : 0)) != 0)
808 ctx
->last_branch
&= ~(0x7f << shift
);
809 ctx
->last_branch
|= (packet
& 0x7f) << shift
;
811 } while ((packet
& 0x80) && (shift
< 28));
813 /* one last packet holding 4 bits of the address, plus the branch reason code */
814 if ((shift
== 28) && (packet
& 0x80))
816 if ((retval
= etmv1_next_packet(ctx
, &packet
, 0)) != 0)
818 ctx
->last_branch
&= 0x0fffffff;
819 ctx
->last_branch
|= (packet
& 0x0f) << 28;
820 ctx
->last_branch_reason
= (packet
& 0x70) >> 4;
825 ctx
->last_branch_reason
= 0;
833 /* if a full address was output, we might have branched into Jazelle state */
834 if ((shift
== 32) && (packet
& 0x80))
836 ctx
->core_state
= ARM_STATE_JAZELLE
;
840 /* if we didn't branch into Jazelle state, the current processor state is
841 * encoded in bit 0 of the branch target address */
842 if (ctx
->last_branch
& 0x1)
844 ctx
->core_state
= ARM_STATE_THUMB
;
845 ctx
->last_branch
&= ~0x1;
849 ctx
->core_state
= ARM_STATE_ARM
;
850 ctx
->last_branch
&= ~0x3;
857 static int etmv1_data(struct etm_context
*ctx
, int size
, uint32_t *data
)
863 for (j
= 0; j
< size
; j
++)
865 if ((retval
= etmv1_next_packet(ctx
, &buf
[j
], 0)) != 0)
871 LOG_ERROR("TODO: add support for 64-bit values");
875 *data
= target_buffer_get_u32(ctx
->target
, buf
);
877 *data
= target_buffer_get_u16(ctx
->target
, buf
);
886 static int etmv1_analyze_trace(struct etm_context
*ctx
, struct command_context
*cmd_ctx
)
889 struct arm_instruction instruction
;
891 /* read the trace data if it wasn't read already */
892 if (ctx
->trace_depth
== 0)
893 ctx
->capture_driver
->read_trace(ctx
);
895 if (ctx
->trace_depth
== 0) {
896 command_print(cmd_ctx
, "Trace is empty.");
900 /* start at the beginning of the captured trace */
905 /* neither the PC nor the data pointer are valid */
909 while (ctx
->pipe_index
< ctx
->trace_depth
)
911 uint8_t pipestat
= ctx
->trace_data
[ctx
->pipe_index
].pipestat
;
912 uint32_t next_pc
= ctx
->current_pc
;
913 uint32_t old_data_index
= ctx
->data_index
;
914 uint32_t old_data_half
= ctx
->data_half
;
915 uint32_t old_index
= ctx
->pipe_index
;
916 uint32_t last_instruction
= ctx
->last_instruction
;
918 int current_pc_ok
= ctx
->pc_ok
;
920 if (ctx
->trace_data
[ctx
->pipe_index
].flags
& ETMV1_TRIGGER_CYCLE
)
922 command_print(cmd_ctx
, "--- trigger ---");
925 /* instructions execute in IE/D or BE/D cycles */
926 if ((pipestat
== STAT_IE
) || (pipestat
== STAT_ID
))
927 ctx
->last_instruction
= ctx
->pipe_index
;
929 /* if we don't have a valid pc skip until we reach an indirect branch */
930 if ((!ctx
->pc_ok
) && (pipestat
!= STAT_BE
))
936 /* any indirect branch could have interrupted instruction flow
937 * - the branch reason code could indicate a trace discontinuity
938 * - a branch to the exception vectors indicates an exception
940 if ((pipestat
== STAT_BE
) || (pipestat
== STAT_BD
))
942 /* backup current data index, to be able to consume the branch address
943 * before examining data address and values
945 old_data_index
= ctx
->data_index
;
946 old_data_half
= ctx
->data_half
;
948 ctx
->last_instruction
= ctx
->pipe_index
;
950 if ((retval
= etmv1_branch_address(ctx
)) != 0)
952 /* negative return value from etmv1_branch_address means we ran out of packets,
953 * quit analysing the trace */
957 /* a positive return values means the current branch was abandoned,
958 * and a new branch was encountered in cycle ctx->pipe_index + retval;
960 LOG_WARNING("abandoned branch encountered, correctnes of analysis uncertain");
961 ctx
->pipe_index
+= retval
;
965 /* skip over APO cycles */
966 ctx
->pipe_index
+= 2;
968 switch (ctx
->last_branch_reason
)
970 case 0x0: /* normal PC change */
971 next_pc
= ctx
->last_branch
;
973 case 0x1: /* tracing enabled */
974 command_print(cmd_ctx
, "--- tracing enabled at 0x%8.8" PRIx32
" ---", ctx
->last_branch
);
975 ctx
->current_pc
= ctx
->last_branch
;
979 case 0x2: /* trace restarted after FIFO overflow */
980 command_print(cmd_ctx
, "--- trace restarted after FIFO overflow at 0x%8.8" PRIx32
" ---", ctx
->last_branch
);
981 ctx
->current_pc
= ctx
->last_branch
;
985 case 0x3: /* exit from debug state */
986 command_print(cmd_ctx
, "--- exit from debug state at 0x%8.8" PRIx32
" ---", ctx
->last_branch
);
987 ctx
->current_pc
= ctx
->last_branch
;
991 case 0x4: /* periodic synchronization point */
992 next_pc
= ctx
->last_branch
;
993 /* if we had no valid PC prior to this synchronization point,
994 * we have to move on with the next trace cycle
998 command_print(cmd_ctx
, "--- periodic synchronization point at 0x%8.8" PRIx32
" ---", next_pc
);
999 ctx
->current_pc
= next_pc
;
1004 default: /* reserved */
1005 LOG_ERROR("BUG: branch reason code 0x%" PRIx32
" is reserved", ctx
->last_branch_reason
);
1009 /* if we got here the branch was a normal PC change
1010 * (or a periodic synchronization point, which means the same for that matter)
1011 * if we didn't accquire a complete PC continue with the next cycle
1016 /* indirect branch to the exception vector means an exception occured */
1017 if ((ctx
->last_branch
<= 0x20)
1018 || ((ctx
->last_branch
>= 0xffff0000) && (ctx
->last_branch
<= 0xffff0020)))
1020 if ((ctx
->last_branch
& 0xff) == 0x10)
1022 command_print(cmd_ctx
, "data abort");
1026 command_print(cmd_ctx
, "exception vector 0x%2.2" PRIx32
"", ctx
->last_branch
);
1027 ctx
->current_pc
= ctx
->last_branch
;
1034 /* an instruction was executed (or not, depending on the condition flags)
1035 * retrieve it from the image for displaying */
1036 if (ctx
->pc_ok
&& (pipestat
!= STAT_WT
) && (pipestat
!= STAT_TD
) &&
1037 !(((pipestat
== STAT_BE
) || (pipestat
== STAT_BD
)) &&
1038 ((ctx
->last_branch_reason
!= 0x0) && (ctx
->last_branch_reason
!= 0x4))))
1040 if ((retval
= etm_read_instruction(ctx
, &instruction
)) != ERROR_OK
)
1042 /* can't continue tracing with no image available */
1043 if (retval
== ERROR_TRACE_IMAGE_UNAVAILABLE
)
1047 else if (retval
== ERROR_TRACE_INSTRUCTION_UNAVAILABLE
)
1049 /* TODO: handle incomplete images
1050 * for now we just quit the analsysis*/
1055 cycles
= old_index
- last_instruction
;
1058 if ((pipestat
== STAT_ID
) || (pipestat
== STAT_BD
))
1060 uint32_t new_data_index
= ctx
->data_index
;
1061 uint32_t new_data_half
= ctx
->data_half
;
1063 /* in case of a branch with data, the branch target address was consumed before
1064 * we temporarily go back to the saved data index */
1065 if (pipestat
== STAT_BD
)
1067 ctx
->data_index
= old_data_index
;
1068 ctx
->data_half
= old_data_half
;
1071 if (ctx
->control
& ETM_CTRL_TRACE_ADDR
)
1077 if ((retval
= etmv1_next_packet(ctx
, &packet
, 0)) != 0)
1078 return ERROR_ETM_ANALYSIS_FAILED
;
1079 ctx
->last_ptr
&= ~(0x7f << shift
);
1080 ctx
->last_ptr
|= (packet
& 0x7f) << shift
;
1082 } while ((packet
& 0x80) && (shift
< 32));
1089 command_print(cmd_ctx
, "address: 0x%8.8" PRIx32
"", ctx
->last_ptr
);
1093 if (ctx
->control
& ETM_CTRL_TRACE_DATA
)
1095 if ((instruction
.type
== ARM_LDM
) || (instruction
.type
== ARM_STM
))
1098 for (i
= 0; i
< 16; i
++)
1100 if (instruction
.info
.load_store_multiple
.register_list
& (1 << i
))
1103 if (etmv1_data(ctx
, 4, &data
) != 0)
1104 return ERROR_ETM_ANALYSIS_FAILED
;
1105 command_print(cmd_ctx
, "data: 0x%8.8" PRIx32
"", data
);
1109 else if ((instruction
.type
>= ARM_LDR
) && (instruction
.type
<= ARM_STRH
))
1112 if (etmv1_data(ctx
, arm_access_size(&instruction
), &data
) != 0)
1113 return ERROR_ETM_ANALYSIS_FAILED
;
1114 command_print(cmd_ctx
, "data: 0x%8.8" PRIx32
"", data
);
1118 /* restore data index after consuming BD address and data */
1119 if (pipestat
== STAT_BD
)
1121 ctx
->data_index
= new_data_index
;
1122 ctx
->data_half
= new_data_half
;
1127 if ((pipestat
== STAT_IE
) || (pipestat
== STAT_ID
))
1129 if (((instruction
.type
== ARM_B
) ||
1130 (instruction
.type
== ARM_BL
) ||
1131 (instruction
.type
== ARM_BLX
)) &&
1132 (instruction
.info
.b_bl_bx_blx
.target_address
!= 0xffffffff))
1134 next_pc
= instruction
.info
.b_bl_bx_blx
.target_address
;
1138 next_pc
+= (ctx
->core_state
== ARM_STATE_ARM
) ? 4 : 2;
1141 else if (pipestat
== STAT_IN
)
1143 next_pc
+= (ctx
->core_state
== ARM_STATE_ARM
) ? 4 : 2;
1146 if ((pipestat
!= STAT_TD
) && (pipestat
!= STAT_WT
))
1148 char cycles_text
[32] = "";
1150 /* if the trace was captured with cycle accurate tracing enabled,
1151 * output the number of cycles since the last executed instruction
1153 if (ctx
->control
& ETM_CTRL_CYCLE_ACCURATE
)
1155 snprintf(cycles_text
, 32, " (%i %s)",
1157 (cycles
== 1) ? "cycle" : "cycles");
1160 command_print(cmd_ctx
, "%s%s%s",
1162 (pipestat
== STAT_IN
) ? " (not executed)" : "",
1165 ctx
->current_pc
= next_pc
;
1167 /* packets for an instruction don't start on or before the preceding
1168 * functional pipestat (i.e. other than WT or TD)
1170 if (ctx
->data_index
<= ctx
->pipe_index
)
1172 ctx
->data_index
= ctx
->pipe_index
+ 1;
1177 ctx
->pipe_index
+= 1;
1183 static COMMAND_HELPER(handle_etm_tracemode_command_update
,
1188 /* what parts of data access are traced? */
1189 if (strcmp(CMD_ARGV
[0], "none") == 0)
1191 else if (strcmp(CMD_ARGV
[0], "data") == 0)
1192 tracemode
= ETM_CTRL_TRACE_DATA
;
1193 else if (strcmp(CMD_ARGV
[0], "address") == 0)
1194 tracemode
= ETM_CTRL_TRACE_ADDR
;
1195 else if (strcmp(CMD_ARGV
[0], "all") == 0)
1196 tracemode
= ETM_CTRL_TRACE_DATA
| ETM_CTRL_TRACE_ADDR
;
1199 command_print(CMD_CTX
, "invalid option '%s'", CMD_ARGV
[0]);
1200 return ERROR_INVALID_ARGUMENTS
;
1204 COMMAND_PARSE_NUMBER(u8
, CMD_ARGV
[1], context_id
);
1208 tracemode
|= ETM_CTRL_CONTEXTID_NONE
;
1211 tracemode
|= ETM_CTRL_CONTEXTID_8
;
1214 tracemode
|= ETM_CTRL_CONTEXTID_16
;
1217 tracemode
|= ETM_CTRL_CONTEXTID_32
;
1220 command_print(CMD_CTX
, "invalid option '%s'", CMD_ARGV
[1]);
1221 return ERROR_INVALID_ARGUMENTS
;
1224 bool etmv1_cycle_accurate
;
1225 COMMAND_PARSE_ENABLE(CMD_ARGV
[2], etmv1_cycle_accurate
);
1226 if (etmv1_cycle_accurate
)
1227 tracemode
|= ETM_CTRL_CYCLE_ACCURATE
;
1229 bool etmv1_branch_output
;
1230 COMMAND_PARSE_ENABLE(CMD_ARGV
[3], etmv1_branch_output
);
1231 if (etmv1_branch_output
)
1232 tracemode
|= ETM_CTRL_BRANCH_OUTPUT
;
1235 * - CPRT tracing (coprocessor register transfers)
1236 * - debug request (causes debug entry on trigger)
1237 * - stall on FIFOFULL (preventing tracedata lossage)
1244 COMMAND_HANDLER(handle_etm_tracemode_command
)
1246 struct target
*target
= get_current_target(CMD_CTX
);
1247 struct arm
*arm
= target_to_arm(target
);
1248 struct etm_context
*etm
;
1251 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
1257 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
1261 uint32_t tracemode
= etm
->control
;
1268 CALL_COMMAND_HANDLER(handle_etm_tracemode_command_update
,
1272 command_print(CMD_CTX
, "usage: tracemode "
1273 "('none'|'data'|'address'|'all') "
1275 "('enable'|'disable') "
1276 "('enable'|'disable')"
1282 * todo: fail if parameters were invalid for this hardware,
1283 * or couldn't be written; display actual hardware state...
1286 command_print(CMD_CTX
, "current tracemode configuration:");
1288 switch (tracemode
& ETM_CTRL_TRACE_MASK
)
1291 command_print(CMD_CTX
, "data tracing: none");
1293 case ETM_CTRL_TRACE_DATA
:
1294 command_print(CMD_CTX
, "data tracing: data only");
1296 case ETM_CTRL_TRACE_ADDR
:
1297 command_print(CMD_CTX
, "data tracing: address only");
1299 case ETM_CTRL_TRACE_DATA
| ETM_CTRL_TRACE_ADDR
:
1300 command_print(CMD_CTX
, "data tracing: address and data");
1304 switch (tracemode
& ETM_CTRL_CONTEXTID_MASK
)
1306 case ETM_CTRL_CONTEXTID_NONE
:
1307 command_print(CMD_CTX
, "contextid tracing: none");
1309 case ETM_CTRL_CONTEXTID_8
:
1310 command_print(CMD_CTX
, "contextid tracing: 8 bit");
1312 case ETM_CTRL_CONTEXTID_16
:
1313 command_print(CMD_CTX
, "contextid tracing: 16 bit");
1315 case ETM_CTRL_CONTEXTID_32
:
1316 command_print(CMD_CTX
, "contextid tracing: 32 bit");
1320 if (tracemode
& ETM_CTRL_CYCLE_ACCURATE
)
1322 command_print(CMD_CTX
, "cycle-accurate tracing enabled");
1326 command_print(CMD_CTX
, "cycle-accurate tracing disabled");
1329 if (tracemode
& ETM_CTRL_BRANCH_OUTPUT
)
1331 command_print(CMD_CTX
, "full branch address output enabled");
1335 command_print(CMD_CTX
, "full branch address output disabled");
1338 #define TRACEMODE_MASK ( \
1339 ETM_CTRL_CONTEXTID_MASK \
1340 | ETM_CTRL_BRANCH_OUTPUT \
1341 | ETM_CTRL_CYCLE_ACCURATE \
1342 | ETM_CTRL_TRACE_MASK \
1345 /* only update ETM_CTRL register if tracemode changed */
1346 if ((etm
->control
& TRACEMODE_MASK
) != tracemode
)
1348 struct reg
*etm_ctrl_reg
;
1350 etm_ctrl_reg
= etm_reg_lookup(etm
, ETM_CTRL
);
1354 etm
->control
&= ~TRACEMODE_MASK
;
1355 etm
->control
|= tracemode
& TRACEMODE_MASK
;
1357 buf_set_u32(etm_ctrl_reg
->value
, 0, 32, etm
->control
);
1358 etm_store_reg(etm_ctrl_reg
);
1360 /* invalidate old trace data */
1361 etm
->capture_status
= TRACE_IDLE
;
1362 if (etm
->trace_depth
> 0)
1364 free(etm
->trace_data
);
1365 etm
->trace_data
= NULL
;
1367 etm
->trace_depth
= 0;
1370 #undef TRACEMODE_MASK
1375 COMMAND_HANDLER(handle_etm_config_command
)
1377 struct target
*target
;
1379 uint32_t portmode
= 0x0;
1380 struct etm_context
*etm_ctx
;
1384 return ERROR_COMMAND_SYNTAX_ERROR
;
1386 target
= get_target(CMD_ARGV
[0]);
1389 LOG_ERROR("target '%s' not defined", CMD_ARGV
[0]);
1393 arm
= target_to_arm(target
);
1395 command_print(CMD_CTX
, "target '%s' is '%s'; not an ARM",
1396 target_name(target
),
1397 target_type_name(target
));
1401 /* FIXME for ETMv3.0 and above -- and we don't yet know what ETM
1402 * version we'll be using!! -- so we can't know how to validate
1403 * params yet. "etm config" should likely be *AFTER* hookup...
1405 * - Many more widths might be supported ... and we can easily
1406 * check whether our setting "took".
1408 * - The "clock" and "mode" bits are interpreted differently.
1409 * See ARM IHI 0014O table 2-17 for the old behavior, and
1410 * table 2-18 for the new. With ETB it's best to specify
1414 COMMAND_PARSE_NUMBER(u8
, CMD_ARGV
[1], port_width
);
1417 /* before ETMv3.0 */
1419 portmode
|= ETM_PORT_4BIT
;
1422 portmode
|= ETM_PORT_8BIT
;
1425 portmode
|= ETM_PORT_16BIT
;
1427 /* ETMv3.0 and later*/
1429 portmode
|= ETM_PORT_24BIT
;
1432 portmode
|= ETM_PORT_32BIT
;
1435 portmode
|= ETM_PORT_48BIT
;
1438 portmode
|= ETM_PORT_64BIT
;
1441 portmode
|= ETM_PORT_1BIT
;
1444 portmode
|= ETM_PORT_2BIT
;
1447 command_print(CMD_CTX
,
1448 "unsupported ETM port width '%s'", CMD_ARGV
[1]);
1452 if (strcmp("normal", CMD_ARGV
[2]) == 0)
1454 portmode
|= ETM_PORT_NORMAL
;
1456 else if (strcmp("multiplexed", CMD_ARGV
[2]) == 0)
1458 portmode
|= ETM_PORT_MUXED
;
1460 else if (strcmp("demultiplexed", CMD_ARGV
[2]) == 0)
1462 portmode
|= ETM_PORT_DEMUXED
;
1466 command_print(CMD_CTX
, "unsupported ETM port mode '%s', must be 'normal', 'multiplexed' or 'demultiplexed'", CMD_ARGV
[2]);
1470 if (strcmp("half", CMD_ARGV
[3]) == 0)
1472 portmode
|= ETM_PORT_HALF_CLOCK
;
1474 else if (strcmp("full", CMD_ARGV
[3]) == 0)
1476 portmode
|= ETM_PORT_FULL_CLOCK
;
1480 command_print(CMD_CTX
, "unsupported ETM port clocking '%s', must be 'full' or 'half'", CMD_ARGV
[3]);
1484 etm_ctx
= calloc(1, sizeof(struct etm_context
));
1486 LOG_DEBUG("out of memory");
1490 for (i
= 0; etm_capture_drivers
[i
]; i
++)
1492 if (strcmp(CMD_ARGV
[4], etm_capture_drivers
[i
]->name
) == 0)
1494 int retval
= register_commands(CMD_CTX
, NULL
,
1495 etm_capture_drivers
[i
]->commands
);
1496 if (ERROR_OK
!= retval
)
1502 etm_ctx
->capture_driver
= etm_capture_drivers
[i
];
1508 if (!etm_capture_drivers
[i
])
1510 /* no supported capture driver found, don't register an ETM */
1512 LOG_ERROR("trace capture driver '%s' not found", CMD_ARGV
[4]);
1516 etm_ctx
->target
= target
;
1517 etm_ctx
->trace_data
= NULL
;
1518 etm_ctx
->control
= portmode
;
1519 etm_ctx
->core_state
= ARM_STATE_ARM
;
1523 return etm_register_user_commands(CMD_CTX
);
1526 COMMAND_HANDLER(handle_etm_info_command
)
1528 struct target
*target
;
1530 struct etm_context
*etm
;
1531 struct reg
*etm_sys_config_reg
;
1535 target
= get_current_target(CMD_CTX
);
1536 arm
= target_to_arm(target
);
1539 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
1546 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
1550 command_print(CMD_CTX
, "ETM v%d.%d",
1551 etm
->bcd_vers
>> 4, etm
->bcd_vers
& 0xf);
1552 command_print(CMD_CTX
, "pairs of address comparators: %i",
1553 (int) (etm
->config
>> 0) & 0x0f);
1554 command_print(CMD_CTX
, "data comparators: %i",
1555 (int) (etm
->config
>> 4) & 0x0f);
1556 command_print(CMD_CTX
, "memory map decoders: %i",
1557 (int) (etm
->config
>> 8) & 0x1f);
1558 command_print(CMD_CTX
, "number of counters: %i",
1559 (int) (etm
->config
>> 13) & 0x07);
1560 command_print(CMD_CTX
, "sequencer %spresent",
1561 (int) (etm
->config
& (1 << 16)) ? "" : "not ");
1562 command_print(CMD_CTX
, "number of ext. inputs: %i",
1563 (int) (etm
->config
>> 17) & 0x07);
1564 command_print(CMD_CTX
, "number of ext. outputs: %i",
1565 (int) (etm
->config
>> 20) & 0x07);
1566 command_print(CMD_CTX
, "FIFO full %spresent",
1567 (int) (etm
->config
& (1 << 23)) ? "" : "not ");
1568 if (etm
->bcd_vers
< 0x20)
1569 command_print(CMD_CTX
, "protocol version: %i",
1570 (int) (etm
->config
>> 28) & 0x07);
1572 command_print(CMD_CTX
,
1573 "coprocessor and memory access %ssupported",
1574 (etm
->config
& (1 << 26)) ? "" : "not ");
1575 command_print(CMD_CTX
, "trace start/stop %spresent",
1576 (etm
->config
& (1 << 26)) ? "" : "not ");
1577 command_print(CMD_CTX
, "number of context comparators: %i",
1578 (int) (etm
->config
>> 24) & 0x03);
1581 /* SYS_CONFIG isn't present before ETMv1.2 */
1582 etm_sys_config_reg
= etm_reg_lookup(etm
, ETM_SYS_CONFIG
);
1583 if (!etm_sys_config_reg
)
1586 etm_get_reg(etm_sys_config_reg
);
1587 config
= buf_get_u32(etm_sys_config_reg
->value
, 0, 32);
1589 LOG_DEBUG("ETM SYS CONFIG %08x", (unsigned) config
);
1591 max_port_size
= config
& 0x7;
1592 if (etm
->bcd_vers
>= 0x30)
1593 max_port_size
|= (config
>> 6) & 0x08;
1594 switch (max_port_size
)
1596 /* before ETMv3.0 */
1606 /* ETMv3.0 and later*/
1626 LOG_ERROR("Illegal max_port_size");
1629 command_print(CMD_CTX
, "max. port size: %i", max_port_size
);
1631 if (etm
->bcd_vers
< 0x30) {
1632 command_print(CMD_CTX
, "half-rate clocking %ssupported",
1633 (config
& (1 << 3)) ? "" : "not ");
1634 command_print(CMD_CTX
, "full-rate clocking %ssupported",
1635 (config
& (1 << 4)) ? "" : "not ");
1636 command_print(CMD_CTX
, "normal trace format %ssupported",
1637 (config
& (1 << 5)) ? "" : "not ");
1638 command_print(CMD_CTX
, "multiplex trace format %ssupported",
1639 (config
& (1 << 6)) ? "" : "not ");
1640 command_print(CMD_CTX
, "demultiplex trace format %ssupported",
1641 (config
& (1 << 7)) ? "" : "not ");
1643 /* REVISIT show which size and format are selected ... */
1644 command_print(CMD_CTX
, "current port size %ssupported",
1645 (config
& (1 << 10)) ? "" : "not ");
1646 command_print(CMD_CTX
, "current trace format %ssupported",
1647 (config
& (1 << 11)) ? "" : "not ");
1649 if (etm
->bcd_vers
>= 0x21)
1650 command_print(CMD_CTX
, "fetch comparisons %ssupported",
1651 (config
& (1 << 17)) ? "not " : "");
1652 command_print(CMD_CTX
, "FIFO full %ssupported",
1653 (config
& (1 << 8)) ? "" : "not ");
1658 COMMAND_HANDLER(handle_etm_status_command
)
1660 struct target
*target
;
1662 struct etm_context
*etm
;
1663 trace_status_t trace_status
;
1665 target
= get_current_target(CMD_CTX
);
1666 arm
= target_to_arm(target
);
1669 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
1676 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
1681 if (etm
->bcd_vers
>= 0x11) {
1684 reg
= etm_reg_lookup(etm
, ETM_STATUS
);
1687 if (etm_get_reg(reg
) == ERROR_OK
) {
1688 unsigned s
= buf_get_u32(reg
->value
, 0, reg
->size
);
1690 command_print(CMD_CTX
, "etm: %s%s%s%s",
1691 /* bit(1) == progbit */
1692 (etm
->bcd_vers
>= 0x12)
1694 ? "disabled" : "enabled")
1696 ((s
& (1 << 3)) && etm
->bcd_vers
>= 0x31)
1697 ? " triggered" : "",
1698 ((s
& (1 << 2)) && etm
->bcd_vers
>= 0x12)
1699 ? " start/stop" : "",
1700 ((s
& (1 << 0)) && etm
->bcd_vers
>= 0x11)
1701 ? " untraced-overflow" : "");
1702 } /* else ignore and try showing trace port status */
1705 /* Trace Port Driver status */
1706 trace_status
= etm
->capture_driver
->status(etm
);
1707 if (trace_status
== TRACE_IDLE
)
1709 command_print(CMD_CTX
, "%s: idle", etm
->capture_driver
->name
);
1713 static char *completed
= " completed";
1714 static char *running
= " is running";
1715 static char *overflowed
= ", overflowed";
1716 static char *triggered
= ", triggered";
1718 command_print(CMD_CTX
, "%s: trace collection%s%s%s",
1719 etm
->capture_driver
->name
,
1720 (trace_status
& TRACE_RUNNING
) ? running
: completed
,
1721 (trace_status
& TRACE_OVERFLOWED
) ? overflowed
: "",
1722 (trace_status
& TRACE_TRIGGERED
) ? triggered
: "");
1724 if (etm
->trace_depth
> 0)
1726 command_print(CMD_CTX
, "%i frames of trace data read",
1727 (int)(etm
->trace_depth
));
1734 COMMAND_HANDLER(handle_etm_image_command
)
1736 struct target
*target
;
1738 struct etm_context
*etm_ctx
;
1742 command_print(CMD_CTX
, "usage: etm image <file> [base address] [type]");
1746 target
= get_current_target(CMD_CTX
);
1747 arm
= target_to_arm(target
);
1750 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
1757 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
1763 image_close(etm_ctx
->image
);
1764 free(etm_ctx
->image
);
1765 command_print(CMD_CTX
, "previously loaded image found and closed");
1768 etm_ctx
->image
= malloc(sizeof(struct image
));
1769 etm_ctx
->image
->base_address_set
= 0;
1770 etm_ctx
->image
->start_address_set
= 0;
1772 /* a base address isn't always necessary, default to 0x0 (i.e. don't relocate) */
1775 etm_ctx
->image
->base_address_set
= 1;
1776 COMMAND_PARSE_NUMBER(llong
, CMD_ARGV
[1], etm_ctx
->image
->base_address
);
1780 etm_ctx
->image
->base_address_set
= 0;
1783 if (image_open(etm_ctx
->image
, CMD_ARGV
[0], (CMD_ARGC
>= 3) ? CMD_ARGV
[2] : NULL
) != ERROR_OK
)
1785 free(etm_ctx
->image
);
1786 etm_ctx
->image
= NULL
;
1793 COMMAND_HANDLER(handle_etm_dump_command
)
1796 struct target
*target
;
1798 struct etm_context
*etm_ctx
;
1803 command_print(CMD_CTX
, "usage: etm dump <file>");
1807 target
= get_current_target(CMD_CTX
);
1808 arm
= target_to_arm(target
);
1811 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
1818 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
1822 if (etm_ctx
->capture_driver
->status
== TRACE_IDLE
)
1824 command_print(CMD_CTX
, "trace capture wasn't enabled, no trace data captured");
1828 if (etm_ctx
->capture_driver
->status(etm_ctx
) & TRACE_RUNNING
)
1830 /* TODO: if on-the-fly capture is to be supported, this needs to be changed */
1831 command_print(CMD_CTX
, "trace capture not completed");
1835 /* read the trace data if it wasn't read already */
1836 if (etm_ctx
->trace_depth
== 0)
1837 etm_ctx
->capture_driver
->read_trace(etm_ctx
);
1839 if (fileio_open(&file
, CMD_ARGV
[0], FILEIO_WRITE
, FILEIO_BINARY
) != ERROR_OK
)
1844 fileio_write_u32(&file
, etm_ctx
->capture_status
);
1845 fileio_write_u32(&file
, etm_ctx
->control
);
1846 fileio_write_u32(&file
, etm_ctx
->trace_depth
);
1848 for (i
= 0; i
< etm_ctx
->trace_depth
; i
++)
1850 fileio_write_u32(&file
, etm_ctx
->trace_data
[i
].pipestat
);
1851 fileio_write_u32(&file
, etm_ctx
->trace_data
[i
].packet
);
1852 fileio_write_u32(&file
, etm_ctx
->trace_data
[i
].flags
);
1855 fileio_close(&file
);
1860 COMMAND_HANDLER(handle_etm_load_command
)
1863 struct target
*target
;
1865 struct etm_context
*etm_ctx
;
1870 command_print(CMD_CTX
, "usage: etm load <file>");
1874 target
= get_current_target(CMD_CTX
);
1875 arm
= target_to_arm(target
);
1878 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
1885 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
1889 if (etm_ctx
->capture_driver
->status(etm_ctx
) & TRACE_RUNNING
)
1891 command_print(CMD_CTX
, "trace capture running, stop first");
1895 if (fileio_open(&file
, CMD_ARGV
[0], FILEIO_READ
, FILEIO_BINARY
) != ERROR_OK
)
1901 int retval
= fileio_size(&file
, &filesize
);
1902 if (retval
!= ERROR_OK
)
1904 fileio_close(&file
);
1910 command_print(CMD_CTX
, "size isn't a multiple of 4, no valid trace data");
1911 fileio_close(&file
);
1915 if (etm_ctx
->trace_depth
> 0)
1917 free(etm_ctx
->trace_data
);
1918 etm_ctx
->trace_data
= NULL
;
1923 fileio_read_u32(&file
, &tmp
); etm_ctx
->capture_status
= tmp
;
1924 fileio_read_u32(&file
, &tmp
); etm_ctx
->control
= tmp
;
1925 fileio_read_u32(&file
, &etm_ctx
->trace_depth
);
1927 etm_ctx
->trace_data
= malloc(sizeof(struct etmv1_trace_data
) * etm_ctx
->trace_depth
);
1928 if (etm_ctx
->trace_data
== NULL
)
1930 command_print(CMD_CTX
, "not enough memory to perform operation");
1931 fileio_close(&file
);
1935 for (i
= 0; i
< etm_ctx
->trace_depth
; i
++)
1937 uint32_t pipestat
, packet
, flags
;
1938 fileio_read_u32(&file
, &pipestat
);
1939 fileio_read_u32(&file
, &packet
);
1940 fileio_read_u32(&file
, &flags
);
1941 etm_ctx
->trace_data
[i
].pipestat
= pipestat
& 0xff;
1942 etm_ctx
->trace_data
[i
].packet
= packet
& 0xffff;
1943 etm_ctx
->trace_data
[i
].flags
= flags
;
1946 fileio_close(&file
);
1951 COMMAND_HANDLER(handle_etm_start_command
)
1953 struct target
*target
;
1955 struct etm_context
*etm_ctx
;
1956 struct reg
*etm_ctrl_reg
;
1958 target
= get_current_target(CMD_CTX
);
1959 arm
= target_to_arm(target
);
1962 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
1969 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
1973 /* invalidate old tracing data */
1974 etm_ctx
->capture_status
= TRACE_IDLE
;
1975 if (etm_ctx
->trace_depth
> 0)
1977 free(etm_ctx
->trace_data
);
1978 etm_ctx
->trace_data
= NULL
;
1980 etm_ctx
->trace_depth
= 0;
1982 etm_ctrl_reg
= etm_reg_lookup(etm_ctx
, ETM_CTRL
);
1986 etm_get_reg(etm_ctrl_reg
);
1988 /* Clear programming bit (10), set port selection bit (11) */
1989 buf_set_u32(etm_ctrl_reg
->value
, 10, 2, 0x2);
1991 etm_store_reg(etm_ctrl_reg
);
1992 jtag_execute_queue();
1994 etm_ctx
->capture_driver
->start_capture(etm_ctx
);
1999 COMMAND_HANDLER(handle_etm_stop_command
)
2001 struct target
*target
;
2003 struct etm_context
*etm_ctx
;
2004 struct reg
*etm_ctrl_reg
;
2006 target
= get_current_target(CMD_CTX
);
2007 arm
= target_to_arm(target
);
2010 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
2017 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
2021 etm_ctrl_reg
= etm_reg_lookup(etm_ctx
, ETM_CTRL
);
2025 etm_get_reg(etm_ctrl_reg
);
2027 /* Set programming bit (10), clear port selection bit (11) */
2028 buf_set_u32(etm_ctrl_reg
->value
, 10, 2, 0x1);
2030 etm_store_reg(etm_ctrl_reg
);
2031 jtag_execute_queue();
2033 etm_ctx
->capture_driver
->stop_capture(etm_ctx
);
2038 COMMAND_HANDLER(handle_etm_trigger_debug_command
)
2040 struct target
*target
;
2042 struct etm_context
*etm
;
2044 target
= get_current_target(CMD_CTX
);
2045 arm
= target_to_arm(target
);
2048 command_print(CMD_CTX
, "ETM: %s isn't an ARM",
2049 target_name(target
));
2056 command_print(CMD_CTX
, "ETM: no ETM configured for %s",
2057 target_name(target
));
2061 if (CMD_ARGC
== 1) {
2062 struct reg
*etm_ctrl_reg
;
2065 etm_ctrl_reg
= etm_reg_lookup(etm
, ETM_CTRL
);
2069 COMMAND_PARSE_ENABLE(CMD_ARGV
[0], dbgrq
);
2071 etm
->control
|= ETM_CTRL_DBGRQ
;
2073 etm
->control
&= ~ETM_CTRL_DBGRQ
;
2075 /* etm->control will be written to hardware
2076 * the next time an "etm start" is issued.
2078 buf_set_u32(etm_ctrl_reg
->value
, 0, 32, etm
->control
);
2081 command_print(CMD_CTX
, "ETM: %s debug halt",
2082 (etm
->control
& ETM_CTRL_DBGRQ
)
2084 : "does not trigger");
2088 COMMAND_HANDLER(handle_etm_analyze_command
)
2090 struct target
*target
;
2092 struct etm_context
*etm_ctx
;
2095 target
= get_current_target(CMD_CTX
);
2096 arm
= target_to_arm(target
);
2099 command_print(CMD_CTX
, "ETM: current target isn't an ARM");
2106 command_print(CMD_CTX
, "current target doesn't have an ETM configured");
2110 if ((retval
= etmv1_analyze_trace(etm_ctx
, CMD_CTX
)) != ERROR_OK
)
2112 /* FIX! error should be reported inside etmv1_analyze_trace() */
2115 case ERROR_ETM_ANALYSIS_FAILED
:
2116 command_print(CMD_CTX
, "further analysis failed (corrupted trace data or just end of data");
2118 case ERROR_TRACE_INSTRUCTION_UNAVAILABLE
:
2119 command_print(CMD_CTX
, "no instruction for current address available, analysis aborted");
2121 case ERROR_TRACE_IMAGE_UNAVAILABLE
:
2122 command_print(CMD_CTX
, "no image available for trace analysis");
2125 command_print(CMD_CTX
, "unknown error");
2132 static const struct command_registration etm_config_command_handlers
[] = {
2134 /* NOTE: with ADIv5, ETMs are accessed by DAP operations,
2135 * possibly over SWD, not JTAG scanchain 6 of 'target'.
2137 * Also, these parameters don't match ETM v3+ modules...
2140 .handler
= handle_etm_config_command
,
2141 .mode
= COMMAND_CONFIG
,
2142 .help
= "Set up ETM output port.",
2143 .usage
= "target port_width port_mode clocking capture_driver",
2145 COMMAND_REGISTRATION_DONE
2147 const struct command_registration etm_command_handlers
[] = {
2150 .mode
= COMMAND_ANY
,
2151 .help
= "Emebdded Trace Macrocell command group",
2152 .chain
= etm_config_command_handlers
,
2154 COMMAND_REGISTRATION_DONE
2157 static const struct command_registration etm_exec_command_handlers
[] = {
2159 .name
= "tracemode",
2160 .handler
= handle_etm_tracemode_command
,
2161 .mode
= COMMAND_EXEC
,
2162 .help
= "configure/display trace mode",
2163 .usage
= "('none'|'data'|'address'|'all') "
2165 "['enable'|'disable'] "
2166 "['enable'|'disable']",
2170 .handler
= handle_etm_info_command
,
2171 .mode
= COMMAND_EXEC
,
2172 .help
= "display info about the current target's ETM",
2176 .handler
= handle_etm_status_command
,
2177 .mode
= COMMAND_EXEC
,
2178 .help
= "display current target's ETM status",
2182 .handler
= handle_etm_start_command
,
2183 .mode
= COMMAND_EXEC
,
2184 .help
= "start ETM trace collection",
2188 .handler
= handle_etm_stop_command
,
2189 .mode
= COMMAND_EXEC
,
2190 .help
= "stop ETM trace collection",
2193 .name
= "trigger_debug",
2194 .handler
= handle_etm_trigger_debug_command
,
2195 .mode
= COMMAND_EXEC
,
2196 .help
= "enable/disable debug entry on trigger",
2197 .usage
= "['enable'|'disable']",
2201 .handler
= handle_etm_analyze_command
,
2202 .mode
= COMMAND_EXEC
,
2203 .help
= "analyze collected ETM trace",
2207 .handler
= handle_etm_image_command
,
2208 .mode
= COMMAND_EXEC
,
2209 .help
= "load image from file with optional offset",
2210 .usage
= "filename [offset]",
2214 .handler
= handle_etm_dump_command
,
2215 .mode
= COMMAND_EXEC
,
2216 .help
= "dump captured trace data to file",
2217 .usage
= "filename",
2221 .handler
= handle_etm_load_command
,
2222 .mode
= COMMAND_EXEC
,
2223 .help
= "load trace data for analysis <file>",
2225 COMMAND_REGISTRATION_DONE
2228 static int etm_register_user_commands(struct command_context
*cmd_ctx
)
2230 struct command
*etm_cmd
= command_find_in_context(cmd_ctx
, "etm");
2231 return register_commands(cmd_ctx
, etm_cmd
, etm_exec_command_handlers
);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)