1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
26 #include "arm7_9_common.h"
30 #include "embeddedice.h"
41 #define _DEBUG_INSTRUCTION_EXECUTION_
45 int arm9tdmi_register_commands(struct command_context_s
*cmd_ctx
);
46 int handle_arm9tdmi_catch_vectors_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
48 /* forward declarations */
49 int arm9tdmi_target_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, struct target_s
*target
);
50 int arm9tdmi_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
);
53 target_type_t arm9tdmi_target
=
58 .arch_state
= armv4_5_arch_state
,
60 .target_request_data
= arm7_9_target_request_data
,
63 .resume
= arm7_9_resume
,
66 .assert_reset
= arm7_9_assert_reset
,
67 .deassert_reset
= arm7_9_deassert_reset
,
68 .soft_reset_halt
= arm7_9_soft_reset_halt
,
69 .prepare_reset_halt
= arm7_9_prepare_reset_halt
,
71 .get_gdb_reg_list
= armv4_5_get_gdb_reg_list
,
73 .read_memory
= arm7_9_read_memory
,
74 .write_memory
= arm7_9_write_memory
,
75 .bulk_write_memory
= arm7_9_bulk_write_memory
,
76 .checksum_memory
= arm7_9_checksum_memory
,
78 .run_algorithm
= armv4_5_run_algorithm
,
80 .add_breakpoint
= arm7_9_add_breakpoint
,
81 .remove_breakpoint
= arm7_9_remove_breakpoint
,
82 .add_watchpoint
= arm7_9_add_watchpoint
,
83 .remove_watchpoint
= arm7_9_remove_watchpoint
,
85 .register_commands
= arm9tdmi_register_commands
,
86 .target_command
= arm9tdmi_target_command
,
87 .init_target
= arm9tdmi_init_target
,
91 arm9tdmi_vector_t arm9tdmi_vectors
[] =
93 {"reset", ARM9TDMI_RESET_VECTOR
},
94 {"undef", ARM9TDMI_UNDEF_VECTOR
},
95 {"swi", ARM9TDMI_SWI_VECTOR
},
96 {"pabt", ARM9TDMI_PABT_VECTOR
},
97 {"dabt", ARM9TDMI_DABT_VECTOR
},
98 {"reserved", ARM9TDMI_RESERVED_VECTOR
},
99 {"irq", ARM9TDMI_IRQ_VECTOR
},
100 {"fiq", ARM9TDMI_FIQ_VECTOR
},
104 int arm9tdmi_examine_debug_reason(target_t
*target
)
106 /* get pointers to arch-specific information */
107 armv4_5_common_t
*armv4_5
= target
->arch_info
;
108 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
110 /* only check the debug reason if we don't know it already */
111 if ((target
->debug_reason
!= DBG_REASON_DBGRQ
)
112 && (target
->debug_reason
!= DBG_REASON_SINGLESTEP
))
114 scan_field_t fields
[3];
116 u8 instructionbus
[4];
119 jtag_add_end_state(TAP_PD
);
121 fields
[0].device
= arm7_9
->jtag_info
.chain_pos
;
122 fields
[0].num_bits
= 32;
123 fields
[0].out_value
= NULL
;
124 fields
[0].out_mask
= NULL
;
125 fields
[0].in_value
= databus
;
126 fields
[0].in_check_value
= NULL
;
127 fields
[0].in_check_mask
= NULL
;
128 fields
[0].in_handler
= NULL
;
129 fields
[0].in_handler_priv
= NULL
;
131 fields
[1].device
= arm7_9
->jtag_info
.chain_pos
;
132 fields
[1].num_bits
= 3;
133 fields
[1].out_value
= NULL
;
134 fields
[1].out_mask
= NULL
;
135 fields
[1].in_value
= &debug_reason
;
136 fields
[1].in_check_value
= NULL
;
137 fields
[1].in_check_mask
= NULL
;
138 fields
[1].in_handler
= NULL
;
139 fields
[1].in_handler_priv
= NULL
;
141 fields
[2].device
= arm7_9
->jtag_info
.chain_pos
;
142 fields
[2].num_bits
= 32;
143 fields
[2].out_value
= NULL
;
144 fields
[2].out_mask
= NULL
;
145 fields
[2].in_value
= instructionbus
;
146 fields
[2].in_check_value
= NULL
;
147 fields
[2].in_check_mask
= NULL
;
148 fields
[2].in_handler
= NULL
;
149 fields
[2].in_handler_priv
= NULL
;
151 arm_jtag_scann(&arm7_9
->jtag_info
, 0x1);
152 arm_jtag_set_instr(&arm7_9
->jtag_info
, arm7_9
->jtag_info
.intest_instr
, NULL
);
154 jtag_add_dr_scan(3, fields
, TAP_PD
);
155 jtag_execute_queue();
157 fields
[0].in_value
= NULL
;
158 fields
[0].out_value
= databus
;
159 fields
[1].in_value
= NULL
;
160 fields
[1].out_value
= &debug_reason
;
161 fields
[2].in_value
= NULL
;
162 fields
[2].out_value
= instructionbus
;
164 jtag_add_dr_scan(3, fields
, TAP_PD
);
166 if (debug_reason
& 0x4)
167 if (debug_reason
& 0x2)
168 target
->debug_reason
= DBG_REASON_WPTANDBKPT
;
170 target
->debug_reason
= DBG_REASON_WATCHPOINT
;
172 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
178 /* put an instruction in the ARM9TDMI pipeline or write the data bus, and optionally read data */
179 int arm9tdmi_clock_out(arm_jtag_t
*jtag_info
, u32 instr
, u32 out
, u32
*in
, int sysspeed
)
181 scan_field_t fields
[3];
184 u8 sysspeed_buf
= 0x0;
187 buf_set_u32(out_buf
, 0, 32, out
);
189 buf_set_u32(instr_buf
, 0, 32, flip_u32(instr
, 32));
192 buf_set_u32(&sysspeed_buf
, 2, 1, 1);
194 jtag_add_end_state(TAP_PD
);
195 arm_jtag_scann(jtag_info
, 0x1);
197 arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
);
199 fields
[0].device
= jtag_info
->chain_pos
;
200 fields
[0].num_bits
= 32;
201 fields
[0].out_value
= out_buf
;
202 fields
[0].out_mask
= NULL
;
203 fields
[0].in_value
= NULL
;
206 fields
[0].in_handler
= arm_jtag_buf_to_u32
;
207 fields
[0].in_handler_priv
= in
;
211 fields
[0].in_handler
= NULL
;
212 fields
[0].in_handler_priv
= NULL
;
214 fields
[0].in_check_value
= NULL
;
215 fields
[0].in_check_mask
= NULL
;
217 fields
[1].device
= jtag_info
->chain_pos
;
218 fields
[1].num_bits
= 3;
219 fields
[1].out_value
= &sysspeed_buf
;
220 fields
[1].out_mask
= NULL
;
221 fields
[1].in_value
= NULL
;
222 fields
[1].in_check_value
= NULL
;
223 fields
[1].in_check_mask
= NULL
;
224 fields
[1].in_handler
= NULL
;
225 fields
[1].in_handler_priv
= NULL
;
227 fields
[2].device
= jtag_info
->chain_pos
;
228 fields
[2].num_bits
= 32;
229 fields
[2].out_value
= instr_buf
;
230 fields
[2].out_mask
= NULL
;
231 fields
[2].in_value
= NULL
;
232 fields
[2].in_check_value
= NULL
;
233 fields
[2].in_check_mask
= NULL
;
234 fields
[2].in_handler
= NULL
;
235 fields
[2].in_handler_priv
= NULL
;
237 jtag_add_dr_scan(3, fields
, -1);
239 jtag_add_runtest(0, -1);
241 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
243 jtag_execute_queue();
247 DEBUG("instr: 0x%8.8x, out: 0x%8.8x, in: 0x%8.8x", instr
, out
, *in
);
250 DEBUG("instr: 0x%8.8x, out: 0x%8.8x", instr
, out
);
257 /* just read data (instruction and data-out = don't care) */
258 int arm9tdmi_clock_data_in(arm_jtag_t
*jtag_info
, u32
*in
)
260 scan_field_t fields
[3];
262 jtag_add_end_state(TAP_PD
);
263 arm_jtag_scann(jtag_info
, 0x1);
265 arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
);
267 fields
[0].device
= jtag_info
->chain_pos
;
268 fields
[0].num_bits
= 32;
269 fields
[0].out_value
= NULL
;
270 fields
[0].out_mask
= NULL
;
271 fields
[0].in_value
= NULL
;
272 fields
[0].in_handler
= arm_jtag_buf_to_u32
;
273 fields
[0].in_handler_priv
= in
;
274 fields
[0].in_check_value
= NULL
;
275 fields
[0].in_check_mask
= NULL
;
277 fields
[1].device
= jtag_info
->chain_pos
;
278 fields
[1].num_bits
= 3;
279 fields
[1].out_value
= NULL
;
280 fields
[1].out_mask
= NULL
;
281 fields
[1].in_value
= NULL
;
282 fields
[1].in_handler
= NULL
;
283 fields
[1].in_handler_priv
= NULL
;
284 fields
[1].in_check_value
= NULL
;
285 fields
[1].in_check_mask
= NULL
;
287 fields
[2].device
= jtag_info
->chain_pos
;
288 fields
[2].num_bits
= 32;
289 fields
[2].out_value
= NULL
;
290 fields
[2].out_mask
= NULL
;
291 fields
[2].in_value
= NULL
;
292 fields
[2].in_check_value
= NULL
;
293 fields
[2].in_check_mask
= NULL
;
294 fields
[2].in_handler
= NULL
;
295 fields
[2].in_handler_priv
= NULL
;
297 jtag_add_dr_scan(3, fields
, -1);
299 jtag_add_runtest(0, -1);
301 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
303 jtag_execute_queue();
307 DEBUG("in: 0x%8.8x", *in
);
311 ERROR("BUG: called with in == NULL");
319 /* clock the target, and read the databus
320 * the *in pointer points to a buffer where elements of 'size' bytes
321 * are stored in big (be==1) or little (be==0) endianness
323 int arm9tdmi_clock_data_in_endianness(arm_jtag_t
*jtag_info
, void *in
, int size
, int be
)
325 scan_field_t fields
[3];
327 jtag_add_end_state(TAP_PD
);
328 arm_jtag_scann(jtag_info
, 0x1);
330 arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
);
332 fields
[0].device
= jtag_info
->chain_pos
;
333 fields
[0].num_bits
= 32;
334 fields
[0].out_value
= NULL
;
335 fields
[0].out_mask
= NULL
;
336 fields
[0].in_value
= NULL
;
340 fields
[0].in_handler
= (be
) ? arm_jtag_buf_to_be32
: arm_jtag_buf_to_le32
;
343 fields
[0].in_handler
= (be
) ? arm_jtag_buf_to_be16
: arm_jtag_buf_to_le16
;
346 fields
[0].in_handler
= arm_jtag_buf_to_8
;
349 fields
[0].in_handler_priv
= in
;
350 fields
[0].in_check_value
= NULL
;
351 fields
[0].in_check_mask
= NULL
;
353 fields
[1].device
= jtag_info
->chain_pos
;
354 fields
[1].num_bits
= 3;
355 fields
[1].out_value
= NULL
;
356 fields
[1].out_mask
= NULL
;
357 fields
[1].in_value
= NULL
;
358 fields
[1].in_handler
= NULL
;
359 fields
[1].in_handler_priv
= NULL
;
360 fields
[1].in_check_value
= NULL
;
361 fields
[1].in_check_mask
= NULL
;
363 fields
[2].device
= jtag_info
->chain_pos
;
364 fields
[2].num_bits
= 32;
365 fields
[2].out_value
= NULL
;
366 fields
[2].out_mask
= NULL
;
367 fields
[2].in_value
= NULL
;
368 fields
[2].in_check_value
= NULL
;
369 fields
[2].in_check_mask
= NULL
;
370 fields
[2].in_handler
= NULL
;
371 fields
[2].in_handler_priv
= NULL
;
373 jtag_add_dr_scan(3, fields
, -1);
375 jtag_add_runtest(0, -1);
377 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
379 jtag_execute_queue();
383 DEBUG("in: 0x%8.8x", *in
);
387 ERROR("BUG: called with in == NULL");
395 void arm9tdmi_change_to_arm(target_t
*target
, u32
*r0
, u32
*pc
)
397 /* get pointers to arch-specific information */
398 armv4_5_common_t
*armv4_5
= target
->arch_info
;
399 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
400 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
402 /* save r0 before using it and put system in ARM state
403 * to allow common handling of ARM and THUMB debugging */
405 /* fetch STR r0, [r0] */
406 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_STR(0, 0), 0, NULL
, 0);
407 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
408 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
409 /* STR r0, [r0] in Memory */
410 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, r0
, 0);
412 /* MOV r0, r15 fetched, STR in Decode */
413 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_MOV(0, 15), 0, NULL
, 0);
414 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
415 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_STR(0, 0), 0, NULL
, 0);
416 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
417 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
418 /* nothing fetched, STR r0, [r0] in Memory */
419 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, pc
, 0);
421 /* use pc-relative LDR to clear r0[1:0] (for switch to ARM mode) */
422 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_LDR_PCREL(0), 0, NULL
, 0);
424 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
426 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
427 /* LDR in Memory (to account for interlock) */
428 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
431 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_BX(0), 0, NULL
, 0);
432 /* NOP fetched, BX in Decode, MOV in Execute */
433 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
434 /* NOP fetched, BX in Execute (1) */
435 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
437 jtag_execute_queue();
439 /* fix program counter:
440 * MOV r0, r15 was the 5th instruction (+8)
441 * reading PC in Thumb state gives address of instruction + 4
446 void arm9tdmi_read_core_regs(target_t
*target
, u32 mask
, u32
* core_regs
[16])
449 /* get pointers to arch-specific information */
450 armv4_5_common_t
*armv4_5
= target
->arch_info
;
451 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
452 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
454 /* STMIA r0-15, [r0] at debug speed
455 * register values will start to appear on 4th DCLK
457 arm9tdmi_clock_out(jtag_info
, ARMV4_5_STMIA(0, mask
& 0xffff, 0, 0), 0, NULL
, 0);
459 /* fetch NOP, STM in DECODE stage */
460 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
461 /* fetch NOP, STM in EXECUTE stage (1st cycle) */
462 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
464 for (i
= 0; i
<= 15; i
++)
467 /* nothing fetched, STM in MEMORY (i'th cycle) */
468 arm9tdmi_clock_data_in(jtag_info
, core_regs
[i
]);
473 void arm9tdmi_read_core_regs_target_buffer(target_t
*target
, u32 mask
, void* buffer
, int size
)
476 /* get pointers to arch-specific information */
477 armv4_5_common_t
*armv4_5
= target
->arch_info
;
478 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
479 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
480 int be
= (target
->endianness
== TARGET_BIG_ENDIAN
) ? 1 : 0;
481 u32
*buf_u32
= buffer
;
482 u16
*buf_u16
= buffer
;
485 /* STMIA r0-15, [r0] at debug speed
486 * register values will start to appear on 4th DCLK
488 arm9tdmi_clock_out(jtag_info
, ARMV4_5_STMIA(0, mask
& 0xffff, 0, 0), 0, NULL
, 0);
490 /* fetch NOP, STM in DECODE stage */
491 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
492 /* fetch NOP, STM in EXECUTE stage (1st cycle) */
493 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
495 for (i
= 0; i
<= 15; i
++)
498 /* nothing fetched, STM in MEMORY (i'th cycle) */
502 arm9tdmi_clock_data_in_endianness(jtag_info
, buf_u32
++, 4, be
);
505 arm9tdmi_clock_data_in_endianness(jtag_info
, buf_u16
++, 2, be
);
508 arm9tdmi_clock_data_in_endianness(jtag_info
, buf_u8
++, 1, be
);
515 void arm9tdmi_read_xpsr(target_t
*target
, u32
*xpsr
, int spsr
)
517 /* get pointers to arch-specific information */
518 armv4_5_common_t
*armv4_5
= target
->arch_info
;
519 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
520 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
523 arm9tdmi_clock_out(jtag_info
, ARMV4_5_MRS(0, spsr
& 1), 0, NULL
, 0);
524 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
525 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
526 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
527 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
530 arm9tdmi_clock_out(jtag_info
, ARMV4_5_STR(0, 15), 0, NULL
, 0);
531 /* fetch NOP, STR in DECODE stage */
532 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
533 /* fetch NOP, STR in EXECUTE stage (1st cycle) */
534 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
535 /* nothing fetched, STR in MEMORY */
536 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, xpsr
, 0);
540 void arm9tdmi_write_xpsr(target_t
*target
, u32 xpsr
, int spsr
)
542 /* get pointers to arch-specific information */
543 armv4_5_common_t
*armv4_5
= target
->arch_info
;
544 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
545 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
547 DEBUG("xpsr: %8.8x, spsr: %i", xpsr
, spsr
);
550 arm9tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM(xpsr
& 0xff, 0, 1, spsr
), 0, NULL
, 0);
551 /* MSR2 fetched, MSR1 in DECODE */
552 arm9tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM((xpsr
& 0xff00) >> 8, 0xc, 2, spsr
), 0, NULL
, 0);
553 /* MSR3 fetched, MSR1 in EXECUTE (1), MSR2 in DECODE */
554 arm9tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM((xpsr
& 0xff0000) >> 16, 0x8, 4, spsr
), 0, NULL
, 0);
555 /* nothing fetched, MSR1 in EXECUTE (2) */
556 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
557 /* nothing fetched, MSR1 in EXECUTE (3) */
558 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
559 /* MSR4 fetched, MSR2 in EXECUTE (1), MSR3 in DECODE */
560 arm9tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM((xpsr
& 0xff000000) >> 24, 0x4, 8, spsr
), 0, NULL
, 0);
561 /* nothing fetched, MSR2 in EXECUTE (2) */
562 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
563 /* nothing fetched, MSR2 in EXECUTE (3) */
564 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
565 /* NOP fetched, MSR3 in EXECUTE (1), MSR4 in DECODE */
566 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
567 /* nothing fetched, MSR3 in EXECUTE (2) */
568 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
569 /* nothing fetched, MSR3 in EXECUTE (3) */
570 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
571 /* NOP fetched, MSR4 in EXECUTE (1) */
572 /* last MSR writes flags, which takes only one cycle */
573 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
576 void arm9tdmi_write_xpsr_im8(target_t
*target
, u8 xpsr_im
, int rot
, int spsr
)
578 /* get pointers to arch-specific information */
579 armv4_5_common_t
*armv4_5
= target
->arch_info
;
580 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
581 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
583 DEBUG("xpsr_im: %2.2x, rot: %i, spsr: %i", xpsr_im
, rot
, spsr
);
586 arm9tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM(xpsr_im
, rot
, 1, spsr
), 0, NULL
, 0);
587 /* NOP fetched, MSR in DECODE */
588 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
589 /* NOP fetched, MSR in EXECUTE (1) */
590 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
592 /* rot == 4 writes flags, which takes only one cycle */
595 /* nothing fetched, MSR in EXECUTE (2) */
596 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
597 /* nothing fetched, MSR in EXECUTE (3) */
598 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
602 void arm9tdmi_write_core_regs(target_t
*target
, u32 mask
, u32 core_regs
[16])
605 /* get pointers to arch-specific information */
606 armv4_5_common_t
*armv4_5
= target
->arch_info
;
607 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
608 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
610 /* LDMIA r0-15, [r0] at debug speed
611 * register values will start to appear on 4th DCLK
613 arm9tdmi_clock_out(jtag_info
, ARMV4_5_LDMIA(0, mask
& 0xffff, 0, 0), 0, NULL
, 0);
615 /* fetch NOP, LDM in DECODE stage */
616 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
617 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
618 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
620 for (i
= 0; i
<= 15; i
++)
623 /* nothing fetched, LDM still in EXECUTE (1+i cycle) */
624 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, core_regs
[i
], NULL
, 0);
626 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
630 void arm9tdmi_load_word_regs(target_t
*target
, u32 mask
)
632 /* get pointers to arch-specific information */
633 armv4_5_common_t
*armv4_5
= target
->arch_info
;
634 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
635 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
637 /* put system-speed load-multiple into the pipeline */
638 arm9tdmi_clock_out(jtag_info
, ARMV4_5_LDMIA(0, mask
& 0xffff, 0, 1), 0, NULL
, 0);
639 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 1);
643 void arm9tdmi_load_hword_reg(target_t
*target
, int num
)
645 /* get pointers to arch-specific information */
646 armv4_5_common_t
*armv4_5
= target
->arch_info
;
647 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
648 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
650 /* put system-speed load half-word into the pipeline */
651 arm9tdmi_clock_out(jtag_info
, ARMV4_5_LDRH_IP(num
, 0), 0, NULL
, 0);
652 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 1);
655 void arm9tdmi_load_byte_reg(target_t
*target
, int num
)
657 /* get pointers to arch-specific information */
658 armv4_5_common_t
*armv4_5
= target
->arch_info
;
659 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
660 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
662 /* put system-speed load byte into the pipeline */
663 arm9tdmi_clock_out(jtag_info
, ARMV4_5_LDRB_IP(num
, 0), 0, NULL
, 0);
664 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 1);
668 void arm9tdmi_store_word_regs(target_t
*target
, u32 mask
)
670 /* get pointers to arch-specific information */
671 armv4_5_common_t
*armv4_5
= target
->arch_info
;
672 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
673 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
675 /* put system-speed store-multiple into the pipeline */
676 arm9tdmi_clock_out(jtag_info
, ARMV4_5_STMIA(0, mask
, 0, 1), 0, NULL
, 0);
677 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 1);
681 void arm9tdmi_store_hword_reg(target_t
*target
, int num
)
683 /* get pointers to arch-specific information */
684 armv4_5_common_t
*armv4_5
= target
->arch_info
;
685 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
686 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
688 /* put system-speed store half-word into the pipeline */
689 arm9tdmi_clock_out(jtag_info
, ARMV4_5_STRH_IP(num
, 0), 0, NULL
, 0);
690 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 1);
694 void arm9tdmi_store_byte_reg(target_t
*target
, int num
)
696 /* get pointers to arch-specific information */
697 armv4_5_common_t
*armv4_5
= target
->arch_info
;
698 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
699 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
701 /* put system-speed store byte into the pipeline */
702 arm9tdmi_clock_out(jtag_info
, ARMV4_5_STRB_IP(num
, 0), 0, NULL
, 0);
703 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 1);
707 void arm9tdmi_write_pc(target_t
*target
, u32 pc
)
709 /* get pointers to arch-specific information */
710 armv4_5_common_t
*armv4_5
= target
->arch_info
;
711 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
712 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
714 /* LDMIA r0-15, [r0] at debug speed
715 * register values will start to appear on 4th DCLK
717 arm9tdmi_clock_out(jtag_info
, ARMV4_5_LDMIA(0, 0x8000, 0, 0), 0, NULL
, 0);
719 /* fetch NOP, LDM in DECODE stage */
720 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
721 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
722 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
723 /* nothing fetched, LDM in EXECUTE stage (2nd cycle) (output data) */
724 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, pc
, NULL
, 0);
725 /* nothing fetched, LDM in EXECUTE stage (3rd cycle) */
726 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
727 /* fetch NOP, LDM in EXECUTE stage (4th cycle) */
728 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
729 /* fetch NOP, LDM in EXECUTE stage (5th cycle) */
730 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
734 void arm9tdmi_branch_resume(target_t
*target
)
736 /* get pointers to arch-specific information */
737 armv4_5_common_t
*armv4_5
= target
->arch_info
;
738 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
739 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
741 arm9tdmi_clock_out(jtag_info
, ARMV4_5_B(0xfffffc, 0), 0, NULL
, 0);
742 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 1);
746 void arm9tdmi_branch_resume_thumb(target_t
*target
)
750 /* get pointers to arch-specific information */
751 armv4_5_common_t
*armv4_5
= target
->arch_info
;
752 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
753 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
754 reg_t
*dbg_stat
= &arm7_9
->eice_cache
->reg_list
[EICE_DBG_STAT
];
756 /* LDMIA r0-15, [r0] at debug speed
757 * register values will start to appear on 4th DCLK
759 arm9tdmi_clock_out(jtag_info
, ARMV4_5_LDMIA(0, 0x1, 0, 0), 0, NULL
, 0);
761 /* fetch NOP, LDM in DECODE stage */
762 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
763 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
764 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
765 /* nothing fetched, LDM in EXECUTE stage (2nd cycle) */
766 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32) | 1, NULL
, 0);
767 /* nothing fetched, LDM in EXECUTE stage (3rd cycle) */
768 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
770 /* Branch and eXchange */
771 arm9tdmi_clock_out(jtag_info
, ARMV4_5_BX(0), 0, NULL
, 0);
773 embeddedice_read_reg(dbg_stat
);
775 /* fetch NOP, BX in DECODE stage */
776 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
778 embeddedice_read_reg(dbg_stat
);
780 /* fetch NOP, BX in EXECUTE stage (1st cycle) */
781 arm9tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, 0, NULL
, 0);
783 /* target is now in Thumb state */
784 embeddedice_read_reg(dbg_stat
);
786 /* load r0 value, MOV_IM in Decode*/
787 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_LDR_PCREL(0), 0, NULL
, 0);
788 /* fetch NOP, LDR in Decode, MOV_IM in Execute */
789 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
790 /* fetch NOP, LDR in Execute */
791 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
792 /* nothing fetched, LDR in EXECUTE stage (2nd cycle) */
793 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, buf_get_u32(armv4_5
->core_cache
->reg_list
[0].value
, 0, 32), NULL
, 0);
794 /* nothing fetched, LDR in EXECUTE stage (3rd cycle) */
795 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
797 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
798 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
800 embeddedice_read_reg(dbg_stat
);
802 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_B(0x7f7), 0, NULL
, 1);
803 arm9tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, 0, NULL
, 0);
807 void arm9tdmi_enable_single_step(target_t
*target
)
809 /* get pointers to arch-specific information */
810 armv4_5_common_t
*armv4_5
= target
->arch_info
;
811 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
813 if (arm7_9
->has_single_step
)
815 buf_set_u32(arm7_9
->eice_cache
->reg_list
[EICE_DBG_CTRL
].value
, 3, 1, 1);
816 embeddedice_store_reg(&arm7_9
->eice_cache
->reg_list
[EICE_DBG_CTRL
]);
820 arm7_9_enable_eice_step(target
);
824 void arm9tdmi_disable_single_step(target_t
*target
)
826 /* get pointers to arch-specific information */
827 armv4_5_common_t
*armv4_5
= target
->arch_info
;
828 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
830 if (arm7_9
->has_single_step
)
832 buf_set_u32(arm7_9
->eice_cache
->reg_list
[EICE_DBG_CTRL
].value
, 3, 1, 0);
833 embeddedice_store_reg(&arm7_9
->eice_cache
->reg_list
[EICE_DBG_CTRL
]);
837 arm7_9_disable_eice_step(target
);
841 void arm9tdmi_build_reg_cache(target_t
*target
)
843 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
844 /* get pointers to arch-specific information */
845 armv4_5_common_t
*armv4_5
= target
->arch_info
;
846 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
847 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
849 (*cache_p
) = armv4_5_build_reg_cache(target
, armv4_5
);
850 armv4_5
->core_cache
= (*cache_p
);
852 /* one extra register (vector catch) */
853 (*cache_p
)->next
= embeddedice_build_reg_cache(target
, arm7_9
);
854 arm7_9
->eice_cache
= (*cache_p
)->next
;
858 (*cache_p
)->next
->next
= etm_build_reg_cache(target
, jtag_info
, arm7_9
->etm_ctx
);
859 arm7_9
->etm_ctx
->reg_cache
= (*cache_p
)->next
->next
;
863 int arm9tdmi_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
866 arm9tdmi_build_reg_cache(target
);
878 int arm9tdmi_init_arch_info(target_t
*target
, arm9tdmi_common_t
*arm9tdmi
, int chain_pos
, char *variant
)
880 armv4_5_common_t
*armv4_5
;
881 arm7_9_common_t
*arm7_9
;
883 arm7_9
= &arm9tdmi
->arm7_9_common
;
884 armv4_5
= &arm7_9
->armv4_5_common
;
886 /* prepare JTAG information for the new target */
887 arm7_9
->jtag_info
.chain_pos
= chain_pos
;
888 arm7_9
->jtag_info
.scann_size
= 5;
890 /* register arch-specific functions */
891 arm7_9
->examine_debug_reason
= arm9tdmi_examine_debug_reason
;
892 arm7_9
->change_to_arm
= arm9tdmi_change_to_arm
;
893 arm7_9
->read_core_regs
= arm9tdmi_read_core_regs
;
894 arm7_9
->read_core_regs_target_buffer
= arm9tdmi_read_core_regs_target_buffer
;
895 arm7_9
->read_xpsr
= arm9tdmi_read_xpsr
;
897 arm7_9
->write_xpsr
= arm9tdmi_write_xpsr
;
898 arm7_9
->write_xpsr_im8
= arm9tdmi_write_xpsr_im8
;
899 arm7_9
->write_core_regs
= arm9tdmi_write_core_regs
;
901 arm7_9
->load_word_regs
= arm9tdmi_load_word_regs
;
902 arm7_9
->load_hword_reg
= arm9tdmi_load_hword_reg
;
903 arm7_9
->load_byte_reg
= arm9tdmi_load_byte_reg
;
905 arm7_9
->store_word_regs
= arm9tdmi_store_word_regs
;
906 arm7_9
->store_hword_reg
= arm9tdmi_store_hword_reg
;
907 arm7_9
->store_byte_reg
= arm9tdmi_store_byte_reg
;
909 arm7_9
->write_pc
= arm9tdmi_write_pc
;
910 arm7_9
->branch_resume
= arm9tdmi_branch_resume
;
911 arm7_9
->branch_resume_thumb
= arm9tdmi_branch_resume_thumb
;
913 arm7_9
->enable_single_step
= arm9tdmi_enable_single_step
;
914 arm7_9
->disable_single_step
= arm9tdmi_disable_single_step
;
916 arm7_9
->pre_debug_entry
= NULL
;
917 arm7_9
->post_debug_entry
= NULL
;
919 arm7_9
->pre_restore_context
= NULL
;
920 arm7_9
->post_restore_context
= NULL
;
922 /* initialize arch-specific breakpoint handling */
923 arm7_9
->arm_bkpt
= 0xdeeedeee;
924 arm7_9
->thumb_bkpt
= 0xdeee;
926 arm7_9
->sw_bkpts_use_wp
= 1;
927 arm7_9
->sw_bkpts_enabled
= 0;
928 arm7_9
->dbgreq_adjust_pc
= 3;
929 arm7_9
->arch_info
= arm9tdmi
;
931 arm9tdmi
->common_magic
= ARM9TDMI_COMMON_MAGIC
;
932 arm9tdmi
->arch_info
= NULL
;
936 arm9tdmi
->variant
= strdup(variant
);
940 arm9tdmi
->variant
= strdup("");
943 arm7_9_init_arch_info(target
, arm7_9
);
945 /* override use of DBGRQ, this is safe on ARM9TDMI */
946 arm7_9
->use_dbgrq
= 1;
948 /* all ARM9s have the vector catch register */
949 arm7_9
->has_vector_catch
= 1;
954 int arm9tdmi_get_arch_pointers(target_t
*target
, armv4_5_common_t
**armv4_5_p
, arm7_9_common_t
**arm7_9_p
, arm9tdmi_common_t
**arm9tdmi_p
)
956 armv4_5_common_t
*armv4_5
= target
->arch_info
;
957 arm7_9_common_t
*arm7_9
;
958 arm9tdmi_common_t
*arm9tdmi
;
960 if (armv4_5
->common_magic
!= ARMV4_5_COMMON_MAGIC
)
965 arm7_9
= armv4_5
->arch_info
;
966 if (arm7_9
->common_magic
!= ARM7_9_COMMON_MAGIC
)
971 arm9tdmi
= arm7_9
->arch_info
;
972 if (arm9tdmi
->common_magic
!= ARM9TDMI_COMMON_MAGIC
)
977 *armv4_5_p
= armv4_5
;
979 *arm9tdmi_p
= arm9tdmi
;
985 /* target arm9tdmi <endianess> <startup_mode> <chain_pos> <variant>*/
986 int arm9tdmi_target_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, struct target_s
*target
)
989 char *variant
= NULL
;
990 arm9tdmi_common_t
*arm9tdmi
= malloc(sizeof(arm9tdmi_common_t
));
994 ERROR("'target arm9tdmi' requires at least one additional argument");
998 chain_pos
= strtoul(args
[3], NULL
, 0);
1003 arm9tdmi_init_arch_info(target
, arm9tdmi
, chain_pos
, variant
);
1008 int arm9tdmi_register_commands(struct command_context_s
*cmd_ctx
)
1012 command_t
*arm9tdmi_cmd
;
1015 retval
= arm7_9_register_commands(cmd_ctx
);
1017 arm9tdmi_cmd
= register_command(cmd_ctx
, NULL
, "arm9tdmi", NULL
, COMMAND_ANY
, "arm9tdmi specific commands");
1019 register_command(cmd_ctx
, arm9tdmi_cmd
, "vector_catch", handle_arm9tdmi_catch_vectors_command
, COMMAND_EXEC
, "catch arm920t vectors ['all'|'none'|'<vec1 vec2 ...>']");
1026 int handle_arm9tdmi_catch_vectors_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1028 target_t
*target
= get_current_target(cmd_ctx
);
1029 armv4_5_common_t
*armv4_5
;
1030 arm7_9_common_t
*arm7_9
;
1031 arm9tdmi_common_t
*arm9tdmi
;
1032 reg_t
*vector_catch
;
1033 u32 vector_catch_value
;
1036 if (arm9tdmi_get_arch_pointers(target
, &armv4_5
, &arm7_9
, &arm9tdmi
) != ERROR_OK
)
1038 command_print(cmd_ctx
, "current target isn't an ARM9TDMI based target");
1042 vector_catch
= &arm7_9
->eice_cache
->reg_list
[EICE_VEC_CATCH
];
1044 /* read the vector catch register if necessary */
1045 if (!vector_catch
->valid
)
1046 embeddedice_read_reg(vector_catch
);
1048 /* get the current setting */
1049 vector_catch_value
= buf_get_u32(vector_catch
->value
, 0, 32);
1053 vector_catch_value
= 0x0;
1054 if (strcmp(args
[0], "all") == 0)
1056 vector_catch_value
= 0xdf;
1058 else if (strcmp(args
[0], "none") == 0)
1064 for (i
= 0; i
< argc
; i
++)
1066 /* go through list of vectors */
1067 for(j
= 0; arm9tdmi_vectors
[j
].name
; j
++)
1069 if (strcmp(args
[i
], arm9tdmi_vectors
[j
].name
) == 0)
1071 vector_catch_value
|= arm9tdmi_vectors
[j
].value
;
1076 /* complain if vector wasn't found */
1077 if (!arm9tdmi_vectors
[j
].name
)
1079 command_print(cmd_ctx
, "vector '%s' not found, leaving current setting unchanged", args
[i
]);
1081 /* reread current setting */
1082 vector_catch_value
= buf_get_u32(vector_catch
->value
, 0, 32);
1089 /* store new settings */
1090 buf_set_u32(vector_catch
->value
, 0, 32, vector_catch_value
);
1091 embeddedice_store_reg(vector_catch
);
1094 /* output current settings (skip RESERVED vector) */
1095 for (i
= 0; i
< 8; i
++)
1099 command_print(cmd_ctx
, "%s: %s", arm9tdmi_vectors
[i
].name
,
1100 (vector_catch_value
& (1 << i
)) ? "catch" : "don't catch");
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)