1 /***************************************************************************
2 * Copyright (C) 2008 digenius technology GmbH. *
4 * This program is free software; you can redistribute it and/or modify *
5 * it under the terms of the GNU General Public License as published by *
6 * the Free Software Foundation; either version 2 of the License, or *
7 * (at your option) any later version. *
9 * This program is distributed in the hope that it will be useful, *
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
12 * GNU General Public License for more details. *
14 * You should have received a copy of the GNU General Public License *
15 * along with this program; if not, write to the *
16 * Free Software Foundation, Inc., *
17 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
18 ***************************************************************************/
32 #define _DEBUG_INSTRUCTION_EXECUTION_
37 #define FNC_INFO DEBUG("-")
43 #define FNC_INFO_NOTIMPLEMENTED do { DEBUG("NOT IMPLEMENTED"); /*exit(-1);*/ } while (0)
45 #define FNC_INFO_NOTIMPLEMENTED
48 static void arm11_on_enter_debug_state(arm11_common_t
* arm11
);
51 bool arm11_config_memwrite_burst
= true;
52 bool arm11_config_memwrite_error_fatal
= true;
56 #define ARM11_HANDLER(x) \
59 target_type_t arm11_target
=
64 ARM11_HANDLER(arch_state
),
66 ARM11_HANDLER(target_request_data
),
69 ARM11_HANDLER(resume
),
72 ARM11_HANDLER(assert_reset
),
73 ARM11_HANDLER(deassert_reset
),
74 ARM11_HANDLER(soft_reset_halt
),
75 ARM11_HANDLER(prepare_reset_halt
),
77 ARM11_HANDLER(get_gdb_reg_list
),
79 ARM11_HANDLER(read_memory
),
80 ARM11_HANDLER(write_memory
),
82 ARM11_HANDLER(bulk_write_memory
),
84 ARM11_HANDLER(checksum_memory
),
86 ARM11_HANDLER(add_breakpoint
),
87 ARM11_HANDLER(remove_breakpoint
),
88 ARM11_HANDLER(add_watchpoint
),
89 ARM11_HANDLER(remove_watchpoint
),
91 ARM11_HANDLER(run_algorithm
),
93 ARM11_HANDLER(register_commands
),
94 ARM11_HANDLER(target_command
),
95 ARM11_HANDLER(init_target
),
99 int arm11_regs_arch_type
= -1;
117 ARM11_REGISTER_SPSR_FIQ
,
118 ARM11_REGISTER_SPSR_SVC
,
119 ARM11_REGISTER_SPSR_ABT
,
120 ARM11_REGISTER_SPSR_IRQ
,
121 ARM11_REGISTER_SPSR_UND
,
122 ARM11_REGISTER_SPSR_MON
,
131 typedef struct arm11_reg_defs_s
136 enum arm11_regtype type
;
139 /* update arm11_regcache_ids when changing this */
140 static const arm11_reg_defs_t arm11_reg_defs
[] =
142 {"r0", 0, 0, ARM11_REGISTER_CORE
},
143 {"r1", 1, 1, ARM11_REGISTER_CORE
},
144 {"r2", 2, 2, ARM11_REGISTER_CORE
},
145 {"r3", 3, 3, ARM11_REGISTER_CORE
},
146 {"r4", 4, 4, ARM11_REGISTER_CORE
},
147 {"r5", 5, 5, ARM11_REGISTER_CORE
},
148 {"r6", 6, 6, ARM11_REGISTER_CORE
},
149 {"r7", 7, 7, ARM11_REGISTER_CORE
},
150 {"r8", 8, 8, ARM11_REGISTER_CORE
},
151 {"r9", 9, 9, ARM11_REGISTER_CORE
},
152 {"r10", 10, 10, ARM11_REGISTER_CORE
},
153 {"r11", 11, 11, ARM11_REGISTER_CORE
},
154 {"r12", 12, 12, ARM11_REGISTER_CORE
},
155 {"sp", 13, 13, ARM11_REGISTER_CORE
},
156 {"lr", 14, 14, ARM11_REGISTER_CORE
},
157 {"pc", 15, 15, ARM11_REGISTER_CORE
},
159 #if ARM11_REGCACHE_FREGS
160 {"f0", 0, 16, ARM11_REGISTER_FX
},
161 {"f1", 1, 17, ARM11_REGISTER_FX
},
162 {"f2", 2, 18, ARM11_REGISTER_FX
},
163 {"f3", 3, 19, ARM11_REGISTER_FX
},
164 {"f4", 4, 20, ARM11_REGISTER_FX
},
165 {"f5", 5, 21, ARM11_REGISTER_FX
},
166 {"f6", 6, 22, ARM11_REGISTER_FX
},
167 {"f7", 7, 23, ARM11_REGISTER_FX
},
168 {"fps", 0, 24, ARM11_REGISTER_FPS
},
171 {"cpsr", 0, 25, ARM11_REGISTER_CPSR
},
173 #if ARM11_REGCACHE_MODEREGS
174 {"r8_fiq", 8, -1, ARM11_REGISTER_FIQ
},
175 {"r9_fiq", 9, -1, ARM11_REGISTER_FIQ
},
176 {"r10_fiq", 10, -1, ARM11_REGISTER_FIQ
},
177 {"r11_fiq", 11, -1, ARM11_REGISTER_FIQ
},
178 {"r12_fiq", 12, -1, ARM11_REGISTER_FIQ
},
179 {"r13_fiq", 13, -1, ARM11_REGISTER_FIQ
},
180 {"r14_fiq", 14, -1, ARM11_REGISTER_FIQ
},
181 {"spsr_fiq", 0, -1, ARM11_REGISTER_SPSR_FIQ
},
183 {"r13_svc", 13, -1, ARM11_REGISTER_SVC
},
184 {"r14_svc", 14, -1, ARM11_REGISTER_SVC
},
185 {"spsr_svc", 0, -1, ARM11_REGISTER_SPSR_SVC
},
187 {"r13_abt", 13, -1, ARM11_REGISTER_ABT
},
188 {"r14_abt", 14, -1, ARM11_REGISTER_ABT
},
189 {"spsr_abt", 0, -1, ARM11_REGISTER_SPSR_ABT
},
191 {"r13_irq", 13, -1, ARM11_REGISTER_IRQ
},
192 {"r14_irq", 14, -1, ARM11_REGISTER_IRQ
},
193 {"spsr_irq", 0, -1, ARM11_REGISTER_SPSR_IRQ
},
195 {"r13_und", 13, -1, ARM11_REGISTER_UND
},
196 {"r14_und", 14, -1, ARM11_REGISTER_UND
},
197 {"spsr_und", 0, -1, ARM11_REGISTER_SPSR_UND
},
200 {"r13_mon", 13, -1, ARM11_REGISTER_MON
},
201 {"r14_mon", 14, -1, ARM11_REGISTER_MON
},
202 {"spsr_mon", 0, -1, ARM11_REGISTER_SPSR_MON
},
205 /* Debug Registers */
206 {"dscr", 0, -1, ARM11_REGISTER_DSCR
},
207 {"wdtr", 0, -1, ARM11_REGISTER_WDTR
},
208 {"rdtr", 0, -1, ARM11_REGISTER_RDTR
},
211 enum arm11_regcache_ids
214 ARM11_RC_RX
= ARM11_RC_R0
,
229 ARM11_RC_SP
= ARM11_RC_R13
,
231 ARM11_RC_LR
= ARM11_RC_R14
,
233 ARM11_RC_PC
= ARM11_RC_R15
,
235 #if ARM11_REGCACHE_FREGS
237 ARM11_RC_FX
= ARM11_RC_F0
,
250 #if ARM11_REGCACHE_MODEREGS
289 #define ARM11_GDB_REGISTER_COUNT 26
291 u8 arm11_gdb_dummy_fp_value
[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
293 reg_t arm11_gdb_dummy_fp_reg
=
295 "GDB dummy floating-point register", arm11_gdb_dummy_fp_value
, 0, 1, 96, NULL
, 0, NULL
, 0
298 u8 arm11_gdb_dummy_fps_value
[] = {0, 0, 0, 0};
300 reg_t arm11_gdb_dummy_fps_reg
=
302 "GDB dummy floating-point status register", arm11_gdb_dummy_fps_value
, 0, 1, 32, NULL
, 0, NULL
, 0
307 /** Check and if necessary take control of the system
309 * \param arm11 Target state variable.
310 * \param dscr If the current DSCR content is
311 * available a pointer to a word holding the
312 * DSCR can be passed. Otherwise use NULL.
314 void arm11_check_init(arm11_common_t
* arm11
, u32
* dscr
)
318 u32 dscr_local_tmp_copy
;
322 dscr
= &dscr_local_tmp_copy
;
323 *dscr
= arm11_read_DSCR(arm11
);
326 if (!(*dscr
& ARM11_DSCR_MODE_SELECT
))
328 DEBUG("Bringing target into debug mode");
330 *dscr
|= ARM11_DSCR_MODE_SELECT
; /* Halt debug-mode */
331 arm11_write_DSCR(arm11
, *dscr
);
333 /* add further reset initialization here */
335 if (*dscr
& ARM11_DSCR_CORE_HALTED
)
337 arm11
->target
->state
= TARGET_HALTED
;
338 arm11
->target
->debug_reason
= arm11_get_DSCR_debug_reason(*dscr
);
342 arm11
->target
->state
= TARGET_RUNNING
;
343 arm11
->target
->debug_reason
= DBG_REASON_NOTHALTED
;
346 arm11_sc7_clear_vbw(arm11
);
353 (arm11->reg_values[ARM11_RC_##x])
355 /** Save processor state.
357 * This is called when the HALT instruction has succeeded
358 * or on other occasions that stop the processor.
361 static void arm11_on_enter_debug_state(arm11_common_t
* arm11
)
366 for(i
= 0; i
< asizeof(arm11
->reg_values
); i
++)
368 arm11
->reg_list
[i
].valid
= 1;
369 arm11
->reg_list
[i
].dirty
= 0;
374 R(DSCR
) = arm11_read_DSCR(arm11
);
378 if (R(DSCR
) & ARM11_DSCR_WDTR_FULL
)
380 arm11_add_debug_SCAN_N(arm11
, 0x05, -1);
382 arm11_add_IR(arm11
, ARM11_INTEST
, -1);
384 scan_field_t chain5_fields
[3];
386 arm11_setup_field(arm11
, 32, NULL
, &R(WDTR
), chain5_fields
+ 0);
387 arm11_setup_field(arm11
, 1, NULL
, NULL
, chain5_fields
+ 1);
388 arm11_setup_field(arm11
, 1, NULL
, NULL
, chain5_fields
+ 2);
390 arm11_add_dr_scan_vc(asizeof(chain5_fields
), chain5_fields
, TAP_PD
);
394 arm11
->reg_list
[ARM11_RC_WDTR
].valid
= 0;
398 /* DSCR: set ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE */
399 /* ARM1176 spec says this is needed only for wDTR/rDTR's "ITR mode", but not to issue ITRs
400 ARM1136 seems to require this to issue ITR's as well */
402 u32 new_dscr
= R(DSCR
) | ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE
;
404 /* this executes JTAG queue: */
406 arm11_write_DSCR(arm11
, new_dscr
);
410 Before executing any instruction in debug state you have to drain the write buffer.
411 This ensures that no imprecise Data Aborts can return at a later point:*/
413 /** \todo TODO: Test drain write buffer. */
418 /* MRC p14,0,R0,c5,c10,0 */
419 // arm11_run_instr_no_data1(arm11, /*0xee150e1a*/0xe320f000);
421 /* mcr 15, 0, r0, cr7, cr10, {4} */
422 arm11_run_instr_no_data1(arm11
, 0xee070f9a);
424 u32 dscr
= arm11_read_DSCR(arm11
);
426 DEBUG("DRAIN, DSCR %08x", dscr
);
428 if (dscr
& ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT
)
430 arm11_run_instr_no_data1(arm11
, 0xe320f000);
432 dscr
= arm11_read_DSCR(arm11
);
434 DEBUG("DRAIN, DSCR %08x (DONE)", dscr
);
442 arm11_run_instr_data_prepare(arm11
);
447 /** \todo TODO: handle other mode registers */
450 for (i
= 0; i
< 15; i
++)
452 /* MCR p14,0,R?,c0,c5,0 */
453 arm11_run_instr_data_from_core(arm11
, 0xEE000E15 | (i
<< 12), &R(RX
+ i
), 1);
459 /* check rDTRfull in DSCR */
461 if (R(DSCR
) & ARM11_DSCR_RDTR_FULL
)
463 /* MRC p14,0,R0,c0,c5,0 (move rDTR -> r0 (-> wDTR -> local var)) */
464 arm11_run_instr_data_from_core_via_r0(arm11
, 0xEE100E15, &R(RDTR
));
468 arm11
->reg_list
[ARM11_RC_RDTR
].valid
= 0;
473 /* MRS r0,CPSR (move CPSR -> r0 (-> wDTR -> local var)) */
474 arm11_run_instr_data_from_core_via_r0(arm11
, 0xE10F0000, &R(CPSR
));
478 /* MOV R0,PC (move PC -> r0 (-> wDTR -> local var)) */
479 arm11_run_instr_data_from_core_via_r0(arm11
, 0xE1A0000F, &R(PC
));
481 /* adjust PC depending on ARM state */
483 if (R(CPSR
) & ARM11_CPSR_J
) /* Java state */
485 arm11
->reg_values
[ARM11_RC_PC
] -= 0;
487 else if (R(CPSR
) & ARM11_CPSR_T
) /* Thumb state */
489 arm11
->reg_values
[ARM11_RC_PC
] -= 4;
493 arm11
->reg_values
[ARM11_RC_PC
] -= 8;
496 if (arm11
->simulate_reset_on_next_halt
)
498 arm11
->simulate_reset_on_next_halt
= false;
500 DEBUG("Reset c1 Control Register");
502 /* Write 0 (reset value) to Control register 0 to disable MMU/Cache etc. */
504 /* MCR p15,0,R0,c1,c0,0 */
505 arm11_run_instr_data_to_core_via_r0(arm11
, 0xee010f10, 0);
511 arm11_run_instr_data_finish(arm11
);
513 arm11_dump_reg_changes(arm11
);
516 void arm11_dump_reg_changes(arm11_common_t
* arm11
)
519 for(i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
521 if (!arm11
->reg_list
[i
].valid
)
523 if (arm11
->reg_history
[i
].valid
)
524 INFO("%8s INVALID (%08x)", arm11_reg_defs
[i
].name
, arm11
->reg_history
[i
].value
);
528 if (arm11
->reg_history
[i
].valid
)
530 if (arm11
->reg_history
[i
].value
!= arm11
->reg_values
[i
])
531 INFO("%8s %08x (%08x)", arm11_reg_defs
[i
].name
, arm11
->reg_values
[i
], arm11
->reg_history
[i
].value
);
535 INFO("%8s %08x (INVALID)", arm11_reg_defs
[i
].name
, arm11
->reg_values
[i
]);
542 /** Restore processor state
544 * This is called in preparation for the RESTART function.
547 void arm11_leave_debug_state(arm11_common_t
* arm11
)
551 arm11_run_instr_data_prepare(arm11
);
553 /** \todo TODO: handle other mode registers */
555 /* restore R1 - R14 */
557 for (i
= 1; i
< 15; i
++)
559 if (!arm11
->reg_list
[ARM11_RC_RX
+ i
].dirty
)
562 /* MRC p14,0,r?,c0,c5,0 */
563 arm11_run_instr_data_to_core1(arm11
, 0xee100e15 | (i
<< 12), R(RX
+ i
));
565 // DEBUG("RESTORE R%d %08x", i, R(RX + i));
568 arm11_run_instr_data_finish(arm11
);
571 /* spec says clear wDTR and rDTR; we assume they are clear as
572 otherwise our programming would be sloppy */
575 u32 DSCR
= arm11_read_DSCR(arm11
);
577 if (DSCR
& (ARM11_DSCR_RDTR_FULL
| ARM11_DSCR_WDTR_FULL
))
579 ERROR("wDTR/rDTR inconsistent (DSCR %08x)", DSCR
);
583 arm11_run_instr_data_prepare(arm11
);
585 /* restore original wDTR */
587 if ((R(DSCR
) & ARM11_DSCR_WDTR_FULL
) || arm11
->reg_list
[ARM11_RC_WDTR
].dirty
)
589 /* MCR p14,0,R0,c0,c5,0 */
590 arm11_run_instr_data_to_core_via_r0(arm11
, 0xee000e15, R(WDTR
));
596 arm11_run_instr_data_to_core_via_r0(arm11
, 0xe129f000, R(CPSR
));
602 arm11_run_instr_data_to_core_via_r0(arm11
, 0xe1a0f000, R(PC
));
607 /* MRC p14,0,r0,c0,c5,0 */
608 arm11_run_instr_data_to_core1(arm11
, 0xee100e15, R(R0
));
610 arm11_run_instr_data_finish(arm11
);
615 arm11_write_DSCR(arm11
, R(DSCR
));
620 if (R(DSCR
) & ARM11_DSCR_RDTR_FULL
|| arm11
->reg_list
[ARM11_RC_RDTR
].dirty
)
622 arm11_add_debug_SCAN_N(arm11
, 0x05, -1);
624 arm11_add_IR(arm11
, ARM11_EXTEST
, -1);
626 scan_field_t chain5_fields
[3];
628 u8 Ready
= 0; /* ignored */
629 u8 Valid
= 0; /* ignored */
631 arm11_setup_field(arm11
, 32, &R(RDTR
), NULL
, chain5_fields
+ 0);
632 arm11_setup_field(arm11
, 1, &Ready
, NULL
, chain5_fields
+ 1);
633 arm11_setup_field(arm11
, 1, &Valid
, NULL
, chain5_fields
+ 2);
635 arm11_add_dr_scan_vc(asizeof(chain5_fields
), chain5_fields
, TAP_PD
);
638 arm11_record_register_history(arm11
);
641 void arm11_record_register_history(arm11_common_t
* arm11
)
644 for(i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
646 arm11
->reg_history
[i
].value
= arm11
->reg_values
[i
];
647 arm11
->reg_history
[i
].valid
= arm11
->reg_list
[i
].valid
;
649 arm11
->reg_list
[i
].valid
= 0;
650 arm11
->reg_list
[i
].dirty
= 0;
655 /* poll current target status */
656 int arm11_poll(struct target_s
*target
)
660 arm11_common_t
* arm11
= target
->arch_info
;
662 if (arm11
->trst_active
)
665 u32 dscr
= arm11_read_DSCR(arm11
);
667 DEBUG("DSCR %08x", dscr
);
669 arm11_check_init(arm11
, &dscr
);
671 if (dscr
& ARM11_DSCR_CORE_HALTED
)
673 if (target
->state
!= TARGET_HALTED
)
675 enum target_state old_state
= target
->state
;
677 DEBUG("enter TARGET_HALTED");
678 target
->state
= TARGET_HALTED
;
679 target
->debug_reason
= arm11_get_DSCR_debug_reason(dscr
);
680 arm11_on_enter_debug_state(arm11
);
682 target_call_event_callbacks(target
,
683 old_state
== TARGET_DEBUG_RUNNING
? TARGET_EVENT_DEBUG_HALTED
: TARGET_EVENT_HALTED
);
688 if (target
->state
!= TARGET_RUNNING
&& target
->state
!= TARGET_DEBUG_RUNNING
)
690 DEBUG("enter TARGET_RUNNING");
691 target
->state
= TARGET_RUNNING
;
692 target
->debug_reason
= DBG_REASON_NOTHALTED
;
698 /* architecture specific status reply */
699 int arm11_arch_state(struct target_s
*target
)
701 FNC_INFO_NOTIMPLEMENTED
;
707 /* target request support */
708 int arm11_target_request_data(struct target_s
*target
, u32 size
, u8
*buffer
)
710 FNC_INFO_NOTIMPLEMENTED
;
717 /* target execution control */
718 int arm11_halt(struct target_s
*target
)
722 arm11_common_t
* arm11
= target
->arch_info
;
724 DEBUG("target->state: %s", target_state_strings
[target
->state
]);
726 if (target
->state
== TARGET_UNKNOWN
)
728 arm11
->simulate_reset_on_next_halt
= true;
731 if (target
->state
== TARGET_HALTED
)
733 WARNING("target was already halted");
734 return ERROR_TARGET_ALREADY_HALTED
;
737 if (arm11
->trst_active
)
739 arm11
->halt_requested
= true;
743 arm11_add_IR(arm11
, ARM11_HALT
, TAP_RTI
);
745 jtag_execute_queue();
751 dscr
= arm11_read_DSCR(arm11
);
753 if (dscr
& ARM11_DSCR_CORE_HALTED
)
757 arm11_on_enter_debug_state(arm11
);
759 enum target_state old_state
= target
->state
;
761 target
->state
= TARGET_HALTED
;
762 target
->debug_reason
= arm11_get_DSCR_debug_reason(dscr
);
764 target_call_event_callbacks(target
,
765 old_state
== TARGET_DEBUG_RUNNING
? TARGET_EVENT_DEBUG_HALTED
: TARGET_EVENT_HALTED
);
771 int arm11_resume(struct target_s
*target
, int current
, u32 address
, int handle_breakpoints
, int debug_execution
)
775 // DEBUG("current %d address %08x handle_breakpoints %d debug_execution %d",
776 // current, address, handle_breakpoints, debug_execution);
778 arm11_common_t
* arm11
= target
->arch_info
;
780 DEBUG("target->state: %s", target_state_strings
[target
->state
]);
782 if (target
->state
!= TARGET_HALTED
)
784 WARNING("target was not halted");
785 return ERROR_TARGET_NOT_HALTED
;
791 INFO("RESUME PC %08x", R(PC
));
793 /* clear breakpoints/watchpoints and VCR*/
794 arm11_sc7_clear_vbw(arm11
);
796 /* Set up breakpoints */
797 if (!debug_execution
)
799 /* check if one matches PC and step over it if necessary */
803 for (bp
= target
->breakpoints
; bp
; bp
= bp
->next
)
805 if (bp
->address
== R(PC
))
807 DEBUG("must step over %08x", bp
->address
);
808 arm11_step(target
, 1, 0, 0);
813 /* set all breakpoints */
817 for (bp
= target
->breakpoints
; bp
; bp
= bp
->next
)
819 arm11_sc7_action_t brp
[2];
822 brp
[0].address
= ARM11_SC7_BVR0
+ brp_num
;
823 brp
[0].value
= bp
->address
;
825 brp
[1].address
= ARM11_SC7_BCR0
+ brp_num
;
826 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (0 << 21);
828 arm11_sc7_run(arm11
, brp
, asizeof(brp
));
830 DEBUG("Add BP %zd at %08x", brp_num
, bp
->address
);
835 arm11_sc7_set_vcr(arm11
, arm11_vcr
);
839 arm11_leave_debug_state(arm11
);
841 arm11_add_IR(arm11
, ARM11_RESTART
, TAP_RTI
);
843 jtag_execute_queue();
847 u32 dscr
= arm11_read_DSCR(arm11
);
849 DEBUG("DSCR %08x", dscr
);
851 if (dscr
& ARM11_DSCR_CORE_RESTARTED
)
855 if (!debug_execution
)
857 target
->state
= TARGET_RUNNING
;
858 target
->debug_reason
= DBG_REASON_NOTHALTED
;
859 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
863 target
->state
= TARGET_DEBUG_RUNNING
;
864 target
->debug_reason
= DBG_REASON_NOTHALTED
;
865 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
871 int arm11_step(struct target_s
*target
, int current
, u32 address
, int handle_breakpoints
)
875 DEBUG("target->state: %s", target_state_strings
[target
->state
]);
877 if (target
->state
!= TARGET_HALTED
)
879 WARNING("target was not halted");
880 return ERROR_TARGET_NOT_HALTED
;
883 arm11_common_t
* arm11
= target
->arch_info
;
888 INFO("STEP PC %08x", R(PC
));
890 /** \todo TODO: Thumb not supported here */
892 u32 next_instruction
;
894 arm11_read_memory_word(arm11
, R(PC
), &next_instruction
);
897 if ((next_instruction
& 0xFFF00070) == 0xe1200070)
900 arm11
->reg_list
[ARM11_RC_PC
].valid
= 1;
901 arm11
->reg_list
[ARM11_RC_PC
].dirty
= 0;
902 INFO("Skipping BKPT");
904 /* skip over Wait for interrupt / Standby */
905 /* mcr 15, 0, r?, cr7, cr0, {4} */
906 else if ((next_instruction
& 0xFFFF0FFF) == 0xee070f90)
909 arm11
->reg_list
[ARM11_RC_PC
].valid
= 1;
910 arm11
->reg_list
[ARM11_RC_PC
].dirty
= 0;
911 INFO("Skipping WFI");
913 /* ignore B to self */
914 else if ((next_instruction
& 0xFEFFFFFF) == 0xeafffffe)
916 INFO("Not stepping jump to self");
920 /** \todo TODO: check if break-/watchpoints make any sense at all in combination
923 /** \todo TODO: check if disabling IRQs might be a good idea here. Alternatively
924 * the VCR might be something worth looking into. */
927 /* Set up breakpoint for stepping */
929 arm11_sc7_action_t brp
[2];
932 brp
[0].address
= ARM11_SC7_BVR0
;
933 brp
[0].value
= R(PC
);
935 brp
[1].address
= ARM11_SC7_BCR0
;
936 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (2 << 21);
938 arm11_sc7_run(arm11
, brp
, asizeof(brp
));
942 arm11_leave_debug_state(arm11
);
944 arm11_add_IR(arm11
, ARM11_RESTART
, TAP_RTI
);
946 jtag_execute_queue();
948 /** \todo TODO: add a timeout */
954 u32 dscr
= arm11_read_DSCR(arm11
);
956 DEBUG("DSCR %08x", dscr
);
958 if ((dscr
& (ARM11_DSCR_CORE_RESTARTED
| ARM11_DSCR_CORE_HALTED
)) ==
959 (ARM11_DSCR_CORE_RESTARTED
| ARM11_DSCR_CORE_HALTED
))
963 /* clear breakpoint */
964 arm11_sc7_clear_vbw(arm11
);
967 arm11_on_enter_debug_state(arm11
);
970 // target->state = TARGET_HALTED;
971 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
973 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
979 /* target reset control */
980 int arm11_assert_reset(struct target_s
*target
)
985 /* assert reset lines */
986 /* resets only the DBGTAP, not the ARM */
988 jtag_add_reset(1, 0);
989 jtag_add_sleep(5000);
991 arm11_common_t
* arm11
= target
->arch_info
;
992 arm11
->trst_active
= true;
998 int arm11_deassert_reset(struct target_s
*target
)
1003 DEBUG("target->state: %s", target_state_strings
[target
->state
]);
1005 /* deassert reset lines */
1006 jtag_add_reset(0, 0);
1008 arm11_common_t
* arm11
= target
->arch_info
;
1009 arm11
->trst_active
= false;
1011 if (arm11
->halt_requested
)
1012 return arm11_halt(target
);
1018 int arm11_soft_reset_halt(struct target_s
*target
)
1020 FNC_INFO_NOTIMPLEMENTED
;
1025 int arm11_prepare_reset_halt(struct target_s
*target
)
1027 FNC_INFO_NOTIMPLEMENTED
;
1033 /* target register access for gdb */
1034 int arm11_get_gdb_reg_list(struct target_s
*target
, struct reg_s
**reg_list
[], int *reg_list_size
)
1038 arm11_common_t
* arm11
= target
->arch_info
;
1040 if (target
->state
!= TARGET_HALTED
)
1042 return ERROR_TARGET_NOT_HALTED
;
1045 *reg_list_size
= ARM11_GDB_REGISTER_COUNT
;
1046 *reg_list
= malloc(sizeof(reg_t
*) * ARM11_GDB_REGISTER_COUNT
);
1049 for (i
= 16; i
< 24; i
++)
1051 (*reg_list
)[i
] = &arm11_gdb_dummy_fp_reg
;
1054 (*reg_list
)[24] = &arm11_gdb_dummy_fps_reg
;
1058 for (i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
1060 if (arm11_reg_defs
[i
].gdb_num
== -1)
1063 (*reg_list
)[arm11_reg_defs
[i
].gdb_num
] = arm11
->reg_list
+ i
;
1070 /* target memory access
1071 * size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)
1072 * count: number of items of <size>
1074 int arm11_read_memory(struct target_s
*target
, u32 address
, u32 size
, u32 count
, u8
*buffer
)
1076 /** \todo TODO: check if buffer cast to u32* and u16* might cause alignment problems */
1080 DEBUG("ADDR %08x SIZE %08x COUNT %08x", address
, size
, count
);
1082 arm11_common_t
* arm11
= target
->arch_info
;
1084 arm11_run_instr_data_prepare(arm11
);
1086 /* MRC p14,0,r0,c0,c5,0 */
1087 arm11_run_instr_data_to_core1(arm11
, 0xee100e15, address
);
1092 /** \todo TODO: check if dirty is the right choice to force a rewrite on arm11_resume() */
1093 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1096 for (i
= 0; i
< count
; i
++)
1098 /* ldrb r1, [r0], #1 */
1099 arm11_run_instr_no_data1(arm11
, 0xe4d01001);
1102 /* MCR p14,0,R1,c0,c5,0 */
1103 arm11_run_instr_data_from_core(arm11
, 0xEE001E15, &res
, 1);
1112 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1114 u16
* buf16
= (u16
*)buffer
;
1117 for (i
= 0; i
< count
; i
++)
1119 /* ldrh r1, [r0], #2 */
1120 arm11_run_instr_no_data1(arm11
, 0xe0d010b2);
1124 /* MCR p14,0,R1,c0,c5,0 */
1125 arm11_run_instr_data_from_core(arm11
, 0xEE001E15, &res
, 1);
1135 /* LDC p14,c5,[R0],#4 */
1136 arm11_run_instr_data_from_core(arm11
, 0xecb05e01, (u32
*)buffer
, count
);
1140 arm11_run_instr_data_finish(arm11
);
1145 int arm11_write_memory(struct target_s
*target
, u32 address
, u32 size
, u32 count
, u8
*buffer
)
1149 DEBUG("ADDR %08x SIZE %08x COUNT %08x", address
, size
, count
);
1151 arm11_common_t
* arm11
= target
->arch_info
;
1153 arm11_run_instr_data_prepare(arm11
);
1155 /* MRC p14,0,r0,c0,c5,0 */
1156 arm11_run_instr_data_to_core1(arm11
, 0xee100e15, address
);
1162 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1165 for (i
= 0; i
< count
; i
++)
1167 /* MRC p14,0,r1,c0,c5,0 */
1168 arm11_run_instr_data_to_core1(arm11
, 0xee101e15, *buffer
++);
1170 /* strb r1, [r0], #1 */
1171 arm11_run_instr_no_data1(arm11
, 0xe4c01001);
1179 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1181 u16
* buf16
= (u16
*)buffer
;
1184 for (i
= 0; i
< count
; i
++)
1186 /* MRC p14,0,r1,c0,c5,0 */
1187 arm11_run_instr_data_to_core1(arm11
, 0xee101e15, *buf16
++);
1189 /* strh r1, [r0], #2 */
1190 arm11_run_instr_no_data1(arm11
, 0xe0c010b2);
1197 /** \todo TODO: check if buffer cast to u32* might cause alignment problems */
1199 if (!arm11_config_memwrite_burst
)
1201 /* STC p14,c5,[R0],#4 */
1202 arm11_run_instr_data_to_core(arm11
, 0xeca05e01, (u32
*)buffer
, count
);
1206 /* STC p14,c5,[R0],#4 */
1207 arm11_run_instr_data_to_core_noack(arm11
, 0xeca05e01, (u32
*)buffer
, count
);
1214 /* r0 verification */
1218 /* MCR p14,0,R0,c0,c5,0 */
1219 arm11_run_instr_data_from_core(arm11
, 0xEE000E15, &r0
, 1);
1221 if (address
+ size
* count
!= r0
)
1223 ERROR("Data transfer failed. (%d)", (r0
- address
) - size
* count
);
1225 if (arm11_config_memwrite_burst
)
1226 ERROR("use 'arm11 memwrite burst disable' to disable fast burst mode");
1228 if (arm11_config_memwrite_error_fatal
)
1235 arm11_run_instr_data_finish(arm11
);
1244 /* write target memory in multiples of 4 byte, optimized for writing large quantities of data */
1245 int arm11_bulk_write_memory(struct target_s
*target
, u32 address
, u32 count
, u8
*buffer
)
1249 return arm11_write_memory(target
, address
, 4, count
, buffer
);
1253 int arm11_checksum_memory(struct target_s
*target
, u32 address
, u32 count
, u32
* checksum
)
1255 FNC_INFO_NOTIMPLEMENTED
;
1261 /* target break-/watchpoint control
1262 * rw: 0 = write, 1 = read, 2 = access
1264 int arm11_add_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
1268 arm11_common_t
* arm11
= target
->arch_info
;
1271 if (breakpoint
->type
== BKPT_SOFT
)
1273 INFO("sw breakpoint requested, but software breakpoints not enabled");
1274 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1278 if (!arm11
->free_brps
)
1280 INFO("no breakpoint unit available for hardware breakpoint");
1281 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1284 if (breakpoint
->length
!= 4)
1286 INFO("only breakpoints of four bytes length supported");
1287 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1295 int arm11_remove_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
1299 arm11_common_t
* arm11
= target
->arch_info
;
1306 int arm11_add_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
1308 FNC_INFO_NOTIMPLEMENTED
;
1313 int arm11_remove_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
1315 FNC_INFO_NOTIMPLEMENTED
;
1321 /* target algorithm support */
1322 int arm11_run_algorithm(struct target_s
*target
, int num_mem_params
, mem_param_t
*mem_params
, int num_reg_params
, reg_param_t
*reg_param
, u32 entry_point
, u32 exit_point
, int timeout_ms
, void *arch_info
)
1324 FNC_INFO_NOTIMPLEMENTED
;
1329 int arm11_target_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, struct target_s
*target
)
1335 ERROR("'target arm11' 4th argument <jtag chain pos>");
1339 int chain_pos
= strtoul(args
[3], NULL
, 0);
1341 NEW(arm11_common_t
, arm11
, 1);
1343 arm11
->target
= target
;
1345 /* prepare JTAG information for the new target */
1346 arm11
->jtag_info
.chain_pos
= chain_pos
;
1347 arm11
->jtag_info
.scann_size
= 5;
1349 arm_jtag_setup_connection(&arm11
->jtag_info
);
1351 jtag_device_t
*device
= jtag_get_device(chain_pos
);
1353 if (device
->ir_length
!= 5)
1355 ERROR("'target arm11' expects 'jtag_device 5 0x01 0x1F 0x1E'");
1359 target
->arch_info
= arm11
;
1364 int arm11_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
1368 arm11_common_t
* arm11
= target
->arch_info
;
1372 arm11_add_IR(arm11
, ARM11_IDCODE
, -1);
1374 scan_field_t idcode_field
;
1376 arm11_setup_field(arm11
, 32, NULL
, &arm11
->device_id
, &idcode_field
);
1378 arm11_add_dr_scan_vc(1, &idcode_field
, TAP_PD
);
1382 arm11_add_debug_SCAN_N(arm11
, 0x00, -1);
1384 arm11_add_IR(arm11
, ARM11_INTEST
, -1);
1386 scan_field_t chain0_fields
[2];
1388 arm11_setup_field(arm11
, 32, NULL
, &arm11
->didr
, chain0_fields
+ 0);
1389 arm11_setup_field(arm11
, 8, NULL
, &arm11
->implementor
, chain0_fields
+ 1);
1391 arm11_add_dr_scan_vc(asizeof(chain0_fields
), chain0_fields
, TAP_RTI
);
1393 jtag_execute_queue();
1396 switch (arm11
->device_id
& 0x0FFFF000)
1398 case 0x07B36000: INFO("found ARM1136"); break;
1399 case 0x07B56000: INFO("found ARM1156"); break;
1400 case 0x07B76000: INFO("found ARM1176"); break;
1403 ERROR("'target arm11' expects IDCODE 0x*7B*7****");
1408 arm11
->debug_version
= (arm11
->didr
>> 16) & 0x0F;
1410 if (arm11
->debug_version
!= ARM11_DEBUG_V6
&&
1411 arm11
->debug_version
!= ARM11_DEBUG_V61
)
1413 ERROR("Only ARMv6 v6 and v6.1 architectures supported.");
1418 arm11
->brp
= ((arm11
->didr
>> 24) & 0x0F) + 1;
1419 arm11
->wrp
= ((arm11
->didr
>> 28) & 0x0F) + 1;
1421 /** \todo TODO: reserve one brp slot if we allow breakpoints during step */
1422 arm11
->free_brps
= arm11
->brp
;
1423 arm11
->free_wrps
= arm11
->wrp
;
1425 DEBUG("IDCODE %08x IMPLEMENTOR %02x DIDR %08x",
1430 arm11_build_reg_cache(target
);
1433 /* as a side-effect this reads DSCR and thus
1434 * clears the ARM11_DSCR_STICKY_PRECISE_DATA_ABORT / Sticky Precise Data Abort Flag
1435 * as suggested by the spec.
1438 arm11_check_init(arm11
, NULL
);
1443 int arm11_quit(void)
1445 FNC_INFO_NOTIMPLEMENTED
;
1450 /** Load a register that is marked !valid in the register cache */
1451 int arm11_get_reg(reg_t
*reg
)
1455 target_t
* target
= ((arm11_reg_state_t
*)reg
->arch_info
)->target
;
1457 if (target
->state
!= TARGET_HALTED
)
1459 return ERROR_TARGET_NOT_HALTED
;
1462 /** \todo TODO: Check this. We assume that all registers are fetched at debug entry. */
1465 arm11_common_t
*arm11
= target
->arch_info
;
1466 const arm11_reg_defs_t
* arm11_reg_info
= arm11_reg_defs
+ ((arm11_reg_state_t
*)reg
->arch_info
)->def_index
;
1472 /** Change a value in the register cache */
1473 int arm11_set_reg(reg_t
*reg
, u8
*buf
)
1477 target_t
* target
= ((arm11_reg_state_t
*)reg
->arch_info
)->target
;
1478 arm11_common_t
*arm11
= target
->arch_info
;
1479 // const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;
1481 arm11
->reg_values
[((arm11_reg_state_t
*)reg
->arch_info
)->def_index
] = buf_get_u32(buf
, 0, 32);
1489 void arm11_build_reg_cache(target_t
*target
)
1491 arm11_common_t
*arm11
= target
->arch_info
;
1493 NEW(reg_cache_t
, cache
, 1);
1494 NEW(reg_t
, reg_list
, ARM11_REGCACHE_COUNT
);
1495 NEW(arm11_reg_state_t
, arm11_reg_states
, ARM11_REGCACHE_COUNT
);
1497 if (arm11_regs_arch_type
== -1)
1498 arm11_regs_arch_type
= register_reg_arch_type(arm11_get_reg
, arm11_set_reg
);
1500 arm11
->reg_list
= reg_list
;
1502 /* Build the process context cache */
1503 cache
->name
= "arm11 registers";
1505 cache
->reg_list
= reg_list
;
1506 cache
->num_regs
= ARM11_REGCACHE_COUNT
;
1508 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
1511 // armv7m->core_cache = cache;
1512 // armv7m->process_context = cache;
1516 /* Not very elegant assertion */
1517 if (ARM11_REGCACHE_COUNT
!= asizeof(arm11
->reg_values
) ||
1518 ARM11_REGCACHE_COUNT
!= asizeof(arm11_reg_defs
) ||
1519 ARM11_REGCACHE_COUNT
!= ARM11_RC_MAX
)
1521 ERROR("arm11->reg_values inconsistent (%d %zd %zd %d)", ARM11_REGCACHE_COUNT
, asizeof(arm11
->reg_values
), asizeof(arm11_reg_defs
), ARM11_RC_MAX
);
1525 for (i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
1527 reg_t
* r
= reg_list
+ i
;
1528 const arm11_reg_defs_t
* rd
= arm11_reg_defs
+ i
;
1529 arm11_reg_state_t
* rs
= arm11_reg_states
+ i
;
1533 r
->value
= (u8
*)(arm11
->reg_values
+ i
);
1536 r
->bitfield_desc
= NULL
;
1537 r
->num_bitfields
= 0;
1538 r
->arch_type
= arm11_regs_arch_type
;
1542 rs
->target
= target
;
1548 int arm11_handle_bool(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, bool * var
, char * name
)
1552 INFO("%s is %s.", name
, *var
? "enabled" : "disabled");
1557 return ERROR_COMMAND_SYNTAX_ERROR
;
1562 case 'f': /* false */
1564 case 'd': /* disable */
1570 case 't': /* true */
1572 case 'e': /* enable */
1578 INFO("%s %s.", *var
? "Enabled" : "Disabled", name
);
1584 #define BOOL_WRAPPER(name, print_name) \
1585 int arm11_handle_bool_##name(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc) \
1587 return arm11_handle_bool(cmd_ctx, cmd, args, argc, &arm11_config_##name, print_name); \
1590 #define RC_TOP(name, descr, more) \
1592 command_t * new_cmd = register_command(cmd_ctx, top_cmd, name, NULL, COMMAND_ANY, descr); \
1593 command_t * top_cmd = new_cmd; \
1597 #define RC_FINAL(name, descr, handler) \
1598 register_command(cmd_ctx, top_cmd, name, handler, COMMAND_ANY, descr);
1600 #define RC_FINAL_BOOL(name, descr, var) \
1601 register_command(cmd_ctx, top_cmd, name, arm11_handle_bool_##var, COMMAND_ANY, descr);
1604 BOOL_WRAPPER(memwrite_burst
, "memory write burst mode")
1605 BOOL_WRAPPER(memwrite_error_fatal
, "fatal error mode for memory writes")
1608 int arm11_handle_vcr(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1612 arm11_vcr
= strtoul(args
[0], NULL
, 0);
1616 return ERROR_COMMAND_SYNTAX_ERROR
;
1619 INFO("VCR 0x%08X", arm11_vcr
);
1624 int arm11_register_commands(struct command_context_s
*cmd_ctx
)
1628 command_t
* top_cmd
= NULL
;
1630 RC_TOP( "arm11", "arm11 specific commands",
1632 RC_TOP( "memwrite", "Control memory write transfer mode",
1634 RC_FINAL_BOOL( "burst", "Enable/Disable non-standard but fast burst mode (default: enabled)",
1637 RC_FINAL_BOOL( "error_fatal",
1638 "Terminate program if transfer error was found (default: enabled)",
1639 memwrite_error_fatal
)
1642 RC_FINAL( "vcr", "Control (Interrupt) Vector Catch Register",
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)