1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
28 #include <target/armv7m.h>
29 #include <helper/binarybuffer.h>
30 #include <target/algorithm.h>
33 static int stm32x_mass_erase(struct flash_bank
*bank
);
35 /* flash bank stm32x <base> <size> 0 0 <target#>
37 FLASH_BANK_COMMAND_HANDLER(stm32x_flash_bank_command
)
39 struct stm32x_flash_bank
*stm32x_info
;
43 LOG_WARNING("incomplete flash_bank stm32x configuration");
44 return ERROR_FLASH_BANK_INVALID
;
47 stm32x_info
= malloc(sizeof(struct stm32x_flash_bank
));
48 bank
->driver_priv
= stm32x_info
;
50 stm32x_info
->write_algorithm
= NULL
;
51 stm32x_info
->probed
= 0;
56 static uint32_t stm32x_get_flash_status(struct flash_bank
*bank
)
58 struct target
*target
= bank
->target
;
61 target_read_u32(target
, STM32_FLASH_SR
, &status
);
66 static uint32_t stm32x_wait_status_busy(struct flash_bank
*bank
, int timeout
)
68 struct target
*target
= bank
->target
;
71 /* wait for busy to clear */
72 while (((status
= stm32x_get_flash_status(bank
)) & FLASH_BSY
) && (timeout
-- > 0))
74 LOG_DEBUG("status: 0x%" PRIx32
"", status
);
77 /* Clear but report errors */
78 if (status
& (FLASH_WRPRTERR
| FLASH_PGERR
))
80 target_write_u32(target
, STM32_FLASH_SR
, FLASH_WRPRTERR
| FLASH_PGERR
);
85 static int stm32x_read_options(struct flash_bank
*bank
)
88 struct stm32x_flash_bank
*stm32x_info
= NULL
;
89 struct target
*target
= bank
->target
;
91 stm32x_info
= bank
->driver_priv
;
93 /* read current option bytes */
94 target_read_u32(target
, STM32_FLASH_OBR
, &optiondata
);
96 stm32x_info
->option_bytes
.user_options
= (uint16_t)0xFFF8 | ((optiondata
>> 2) & 0x07);
97 stm32x_info
->option_bytes
.RDP
= (optiondata
& (1 << OPT_READOUT
)) ? 0xFFFF : 0x5AA5;
99 if (optiondata
& (1 << OPT_READOUT
))
100 LOG_INFO("Device Security Bit Set");
102 /* each bit refers to a 4bank protection */
103 target_read_u32(target
, STM32_FLASH_WRPR
, &optiondata
);
105 stm32x_info
->option_bytes
.protection
[0] = (uint16_t)optiondata
;
106 stm32x_info
->option_bytes
.protection
[1] = (uint16_t)(optiondata
>> 8);
107 stm32x_info
->option_bytes
.protection
[2] = (uint16_t)(optiondata
>> 16);
108 stm32x_info
->option_bytes
.protection
[3] = (uint16_t)(optiondata
>> 24);
113 static int stm32x_erase_options(struct flash_bank
*bank
)
115 struct stm32x_flash_bank
*stm32x_info
= NULL
;
116 struct target
*target
= bank
->target
;
119 stm32x_info
= bank
->driver_priv
;
121 /* read current options */
122 stm32x_read_options(bank
);
124 /* unlock flash registers */
125 target_write_u32(target
, STM32_FLASH_KEYR
, KEY1
);
126 target_write_u32(target
, STM32_FLASH_KEYR
, KEY2
);
128 /* unlock option flash registers */
129 target_write_u32(target
, STM32_FLASH_OPTKEYR
, KEY1
);
130 target_write_u32(target
, STM32_FLASH_OPTKEYR
, KEY2
);
132 /* erase option bytes */
133 target_write_u32(target
, STM32_FLASH_CR
, FLASH_OPTER
| FLASH_OPTWRE
);
134 target_write_u32(target
, STM32_FLASH_CR
, FLASH_OPTER
| FLASH_STRT
| FLASH_OPTWRE
);
136 status
= stm32x_wait_status_busy(bank
, 10);
138 if (status
& FLASH_WRPRTERR
)
139 return ERROR_FLASH_OPERATION_FAILED
;
140 if (status
& FLASH_PGERR
)
141 return ERROR_FLASH_OPERATION_FAILED
;
143 /* clear readout protection and complementary option bytes
144 * this will also force a device unlock if set */
145 stm32x_info
->option_bytes
.RDP
= 0x5AA5;
150 static int stm32x_write_options(struct flash_bank
*bank
)
152 struct stm32x_flash_bank
*stm32x_info
= NULL
;
153 struct target
*target
= bank
->target
;
156 stm32x_info
= bank
->driver_priv
;
158 /* unlock flash registers */
159 target_write_u32(target
, STM32_FLASH_KEYR
, KEY1
);
160 target_write_u32(target
, STM32_FLASH_KEYR
, KEY2
);
162 /* unlock option flash registers */
163 target_write_u32(target
, STM32_FLASH_OPTKEYR
, KEY1
);
164 target_write_u32(target
, STM32_FLASH_OPTKEYR
, KEY2
);
166 /* program option bytes */
167 target_write_u32(target
, STM32_FLASH_CR
, FLASH_OPTPG
| FLASH_OPTWRE
);
169 /* write user option byte */
170 target_write_u16(target
, STM32_OB_USER
, stm32x_info
->option_bytes
.user_options
);
172 status
= stm32x_wait_status_busy(bank
, 10);
174 if (status
& FLASH_WRPRTERR
)
175 return ERROR_FLASH_OPERATION_FAILED
;
176 if (status
& FLASH_PGERR
)
177 return ERROR_FLASH_OPERATION_FAILED
;
179 /* write protection byte 1 */
180 target_write_u16(target
, STM32_OB_WRP0
, stm32x_info
->option_bytes
.protection
[0]);
182 status
= stm32x_wait_status_busy(bank
, 10);
184 if (status
& FLASH_WRPRTERR
)
185 return ERROR_FLASH_OPERATION_FAILED
;
186 if (status
& FLASH_PGERR
)
187 return ERROR_FLASH_OPERATION_FAILED
;
189 /* write protection byte 2 */
190 target_write_u16(target
, STM32_OB_WRP1
, stm32x_info
->option_bytes
.protection
[1]);
192 status
= stm32x_wait_status_busy(bank
, 10);
194 if (status
& FLASH_WRPRTERR
)
195 return ERROR_FLASH_OPERATION_FAILED
;
196 if (status
& FLASH_PGERR
)
197 return ERROR_FLASH_OPERATION_FAILED
;
199 /* write protection byte 3 */
200 target_write_u16(target
, STM32_OB_WRP2
, stm32x_info
->option_bytes
.protection
[2]);
202 status
= stm32x_wait_status_busy(bank
, 10);
204 if (status
& FLASH_WRPRTERR
)
205 return ERROR_FLASH_OPERATION_FAILED
;
206 if (status
& FLASH_PGERR
)
207 return ERROR_FLASH_OPERATION_FAILED
;
209 /* write protection byte 4 */
210 target_write_u16(target
, STM32_OB_WRP3
, stm32x_info
->option_bytes
.protection
[3]);
212 status
= stm32x_wait_status_busy(bank
, 10);
214 if (status
& FLASH_WRPRTERR
)
215 return ERROR_FLASH_OPERATION_FAILED
;
216 if (status
& FLASH_PGERR
)
217 return ERROR_FLASH_OPERATION_FAILED
;
219 /* write readout protection bit */
220 target_write_u16(target
, STM32_OB_RDP
, stm32x_info
->option_bytes
.RDP
);
222 status
= stm32x_wait_status_busy(bank
, 10);
224 if (status
& FLASH_WRPRTERR
)
225 return ERROR_FLASH_OPERATION_FAILED
;
226 if (status
& FLASH_PGERR
)
227 return ERROR_FLASH_OPERATION_FAILED
;
229 target_write_u32(target
, STM32_FLASH_CR
, FLASH_LOCK
);
234 static int stm32x_protect_check(struct flash_bank
*bank
)
236 struct target
*target
= bank
->target
;
237 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
244 if (target
->state
!= TARGET_HALTED
)
246 LOG_ERROR("Target not halted");
247 return ERROR_TARGET_NOT_HALTED
;
250 /* medium density - each bit refers to a 4bank protection
251 * high density - each bit refers to a 2bank protection */
252 target_read_u32(target
, STM32_FLASH_WRPR
, &protection
);
254 /* medium density - each protection bit is for 4 * 1K pages
255 * high density - each protection bit is for 2 * 2K pages */
256 num_bits
= (bank
->num_sectors
/ stm32x_info
->ppage_size
);
258 if (stm32x_info
->ppage_size
== 2)
260 /* high density flash/connectivity line protection */
264 if (protection
& (1 << 31))
267 /* bit 31 controls sector 62 - 255 protection for high density
268 * bit 31 controls sector 62 - 127 protection for connectivity line */
269 for (s
= 62; s
< bank
->num_sectors
; s
++)
271 bank
->sectors
[s
].is_protected
= set
;
274 if (bank
->num_sectors
> 61)
277 for (i
= 0; i
< num_bits
; i
++)
281 if (protection
& (1 << i
))
284 for (s
= 0; s
< stm32x_info
->ppage_size
; s
++)
285 bank
->sectors
[(i
* stm32x_info
->ppage_size
) + s
].is_protected
= set
;
290 /* low/medium density flash protection */
291 for (i
= 0; i
< num_bits
; i
++)
295 if (protection
& (1 << i
))
298 for (s
= 0; s
< stm32x_info
->ppage_size
; s
++)
299 bank
->sectors
[(i
* stm32x_info
->ppage_size
) + s
].is_protected
= set
;
306 static int stm32x_erase(struct flash_bank
*bank
, int first
, int last
)
308 struct target
*target
= bank
->target
;
312 if (bank
->target
->state
!= TARGET_HALTED
)
314 LOG_ERROR("Target not halted");
315 return ERROR_TARGET_NOT_HALTED
;
318 if ((first
== 0) && (last
== (bank
->num_sectors
- 1)))
320 return stm32x_mass_erase(bank
);
323 /* unlock flash registers */
324 target_write_u32(target
, STM32_FLASH_KEYR
, KEY1
);
325 target_write_u32(target
, STM32_FLASH_KEYR
, KEY2
);
327 for (i
= first
; i
<= last
; i
++)
329 target_write_u32(target
, STM32_FLASH_CR
, FLASH_PER
);
330 target_write_u32(target
, STM32_FLASH_AR
, bank
->base
+ bank
->sectors
[i
].offset
);
331 target_write_u32(target
, STM32_FLASH_CR
, FLASH_PER
| FLASH_STRT
);
333 status
= stm32x_wait_status_busy(bank
, 10);
335 if (status
& FLASH_WRPRTERR
)
336 return ERROR_FLASH_OPERATION_FAILED
;
337 if (status
& FLASH_PGERR
)
338 return ERROR_FLASH_OPERATION_FAILED
;
339 bank
->sectors
[i
].is_erased
= 1;
342 target_write_u32(target
, STM32_FLASH_CR
, FLASH_LOCK
);
347 static int stm32x_protect(struct flash_bank
*bank
, int set
, int first
, int last
)
349 struct stm32x_flash_bank
*stm32x_info
= NULL
;
350 struct target
*target
= bank
->target
;
351 uint16_t prot_reg
[4] = {0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF};
356 stm32x_info
= bank
->driver_priv
;
358 if (target
->state
!= TARGET_HALTED
)
360 LOG_ERROR("Target not halted");
361 return ERROR_TARGET_NOT_HALTED
;
364 if ((first
&& (first
% stm32x_info
->ppage_size
)) || ((last
+ 1) && (last
+ 1) % stm32x_info
->ppage_size
))
366 LOG_WARNING("Error: start and end sectors must be on a %d sector boundary", stm32x_info
->ppage_size
);
367 return ERROR_FLASH_SECTOR_INVALID
;
370 /* medium density - each bit refers to a 4bank protection
371 * high density - each bit refers to a 2bank protection */
372 target_read_u32(target
, STM32_FLASH_WRPR
, &protection
);
374 prot_reg
[0] = (uint16_t)protection
;
375 prot_reg
[1] = (uint16_t)(protection
>> 8);
376 prot_reg
[2] = (uint16_t)(protection
>> 16);
377 prot_reg
[3] = (uint16_t)(protection
>> 24);
379 if (stm32x_info
->ppage_size
== 2)
381 /* high density flash */
383 /* bit 7 controls sector 62 - 255 protection */
387 prot_reg
[3] &= ~(1 << 7);
389 prot_reg
[3] |= (1 << 7);
397 for (i
= first
; i
<= last
; i
++)
399 reg
= (i
/ stm32x_info
->ppage_size
) / 8;
400 bit
= (i
/ stm32x_info
->ppage_size
) - (reg
* 8);
403 prot_reg
[reg
] &= ~(1 << bit
);
405 prot_reg
[reg
] |= (1 << bit
);
410 /* medium density flash */
411 for (i
= first
; i
<= last
; i
++)
413 reg
= (i
/ stm32x_info
->ppage_size
) / 8;
414 bit
= (i
/ stm32x_info
->ppage_size
) - (reg
* 8);
417 prot_reg
[reg
] &= ~(1 << bit
);
419 prot_reg
[reg
] |= (1 << bit
);
423 if ((status
= stm32x_erase_options(bank
)) != ERROR_OK
)
426 stm32x_info
->option_bytes
.protection
[0] = prot_reg
[0];
427 stm32x_info
->option_bytes
.protection
[1] = prot_reg
[1];
428 stm32x_info
->option_bytes
.protection
[2] = prot_reg
[2];
429 stm32x_info
->option_bytes
.protection
[3] = prot_reg
[3];
431 return stm32x_write_options(bank
);
434 static int stm32x_write_block(struct flash_bank
*bank
, uint8_t *buffer
, uint32_t offset
, uint32_t count
)
436 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
437 struct target
*target
= bank
->target
;
438 uint32_t buffer_size
= 16384;
439 struct working_area
*source
;
440 uint32_t address
= bank
->base
+ offset
;
441 struct reg_param reg_params
[4];
442 struct armv7m_algorithm armv7m_info
;
443 int retval
= ERROR_OK
;
445 uint8_t stm32x_flash_write_code
[] = {
447 0xDF, 0xF8, 0x24, 0x40, /* ldr r4, STM32_FLASH_CR */
448 0x09, 0x4D, /* ldr r5, STM32_FLASH_SR */
449 0x4F, 0xF0, 0x01, 0x03, /* mov r3, #1 */
450 0x23, 0x60, /* str r3, [r4, #0] */
451 0x30, 0xF8, 0x02, 0x3B, /* ldrh r3, [r0], #2 */
452 0x21, 0xF8, 0x02, 0x3B, /* strh r3, [r1], #2 */
454 0x2B, 0x68, /* ldr r3, [r5, #0] */
455 0x13, 0xF0, 0x01, 0x0F, /* tst r3, #0x01 */
456 0xFB, 0xD0, /* beq busy */
457 0x13, 0xF0, 0x14, 0x0F, /* tst r3, #0x14 */
458 0x01, 0xD1, /* bne exit */
459 0x01, 0x3A, /* subs r2, r2, #1 */
460 0xED, 0xD1, /* bne write */
462 0xFE, 0xE7, /* b exit */
463 0x10, 0x20, 0x02, 0x40, /* STM32_FLASH_CR: .word 0x40022010 */
464 0x0C, 0x20, 0x02, 0x40 /* STM32_FLASH_SR: .word 0x4002200C */
467 /* flash write code */
468 if (target_alloc_working_area(target
, sizeof(stm32x_flash_write_code
), &stm32x_info
->write_algorithm
) != ERROR_OK
)
470 LOG_WARNING("no working area available, can't do block memory writes");
471 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
474 if ((retval
= target_write_buffer(target
, stm32x_info
->write_algorithm
->address
, sizeof(stm32x_flash_write_code
), stm32x_flash_write_code
)) != ERROR_OK
)
478 while (target_alloc_working_area(target
, buffer_size
, &source
) != ERROR_OK
)
481 if (buffer_size
<= 256)
483 /* if we already allocated the writing code, but failed to get a buffer, free the algorithm */
484 if (stm32x_info
->write_algorithm
)
485 target_free_working_area(target
, stm32x_info
->write_algorithm
);
487 LOG_WARNING("no large enough working area available, can't do block memory writes");
488 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
492 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
493 armv7m_info
.core_mode
= ARMV7M_MODE_ANY
;
495 init_reg_param(®_params
[0], "r0", 32, PARAM_OUT
);
496 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
497 init_reg_param(®_params
[2], "r2", 32, PARAM_OUT
);
498 init_reg_param(®_params
[3], "r3", 32, PARAM_IN
);
502 uint32_t thisrun_count
= (count
> (buffer_size
/ 2)) ? (buffer_size
/ 2) : count
;
504 if ((retval
= target_write_buffer(target
, source
->address
, thisrun_count
* 2, buffer
)) != ERROR_OK
)
507 buf_set_u32(reg_params
[0].value
, 0, 32, source
->address
);
508 buf_set_u32(reg_params
[1].value
, 0, 32, address
);
509 buf_set_u32(reg_params
[2].value
, 0, 32, thisrun_count
);
511 if ((retval
= target_run_algorithm(target
, 0, NULL
, 4, reg_params
, stm32x_info
->write_algorithm
->address
, \
512 stm32x_info
->write_algorithm
->address
+ (sizeof(stm32x_flash_write_code
) - 10), 10000, &armv7m_info
)) != ERROR_OK
)
514 LOG_ERROR("error executing stm32x flash write algorithm");
515 retval
= ERROR_FLASH_OPERATION_FAILED
;
519 if (buf_get_u32(reg_params
[3].value
, 0, 32) & FLASH_PGERR
)
521 LOG_ERROR("flash memory not erased before writing");
522 /* Clear but report errors */
523 target_write_u32(target
, STM32_FLASH_SR
, FLASH_PGERR
);
524 retval
= ERROR_FLASH_OPERATION_FAILED
;
528 if (buf_get_u32(reg_params
[3].value
, 0, 32) & FLASH_WRPRTERR
)
530 LOG_ERROR("flash memory write protected");
531 /* Clear but report errors */
532 target_write_u32(target
, STM32_FLASH_SR
, FLASH_WRPRTERR
);
533 retval
= ERROR_FLASH_OPERATION_FAILED
;
537 buffer
+= thisrun_count
* 2;
538 address
+= thisrun_count
* 2;
539 count
-= thisrun_count
;
542 target_free_working_area(target
, source
);
543 target_free_working_area(target
, stm32x_info
->write_algorithm
);
545 destroy_reg_param(®_params
[0]);
546 destroy_reg_param(®_params
[1]);
547 destroy_reg_param(®_params
[2]);
548 destroy_reg_param(®_params
[3]);
553 static int stm32x_write(struct flash_bank
*bank
, uint8_t *buffer
, uint32_t offset
, uint32_t count
)
555 struct target
*target
= bank
->target
;
556 uint32_t words_remaining
= (count
/ 2);
557 uint32_t bytes_remaining
= (count
& 0x00000001);
558 uint32_t address
= bank
->base
+ offset
;
559 uint32_t bytes_written
= 0;
563 if (bank
->target
->state
!= TARGET_HALTED
)
565 LOG_ERROR("Target not halted");
566 return ERROR_TARGET_NOT_HALTED
;
571 LOG_WARNING("offset 0x%" PRIx32
" breaks required 2-byte alignment", offset
);
572 return ERROR_FLASH_DST_BREAKS_ALIGNMENT
;
575 /* unlock flash registers */
576 target_write_u32(target
, STM32_FLASH_KEYR
, KEY1
);
577 target_write_u32(target
, STM32_FLASH_KEYR
, KEY2
);
579 /* multiple half words (2-byte) to be programmed? */
580 if (words_remaining
> 0)
582 /* try using a block write */
583 if ((retval
= stm32x_write_block(bank
, buffer
, offset
, words_remaining
)) != ERROR_OK
)
585 if (retval
== ERROR_TARGET_RESOURCE_NOT_AVAILABLE
)
587 /* if block write failed (no sufficient working area),
588 * we use normal (slow) single dword accesses */
589 LOG_WARNING("couldn't use block writes, falling back to single memory accesses");
591 else if (retval
== ERROR_FLASH_OPERATION_FAILED
)
593 LOG_ERROR("flash writing failed with error code: 0x%x", retval
);
594 return ERROR_FLASH_OPERATION_FAILED
;
599 buffer
+= words_remaining
* 2;
600 address
+= words_remaining
* 2;
605 while (words_remaining
> 0)
608 memcpy(&value
, buffer
+ bytes_written
, sizeof(uint16_t));
610 target_write_u32(target
, STM32_FLASH_CR
, FLASH_PG
);
611 target_write_u16(target
, address
, value
);
613 status
= stm32x_wait_status_busy(bank
, 5);
615 if (status
& FLASH_WRPRTERR
)
617 LOG_ERROR("flash memory not erased before writing");
618 return ERROR_FLASH_OPERATION_FAILED
;
620 if (status
& FLASH_PGERR
)
622 LOG_ERROR("flash memory write protected");
623 return ERROR_FLASH_OPERATION_FAILED
;
633 uint16_t value
= 0xffff;
634 memcpy(&value
, buffer
+ bytes_written
, bytes_remaining
);
636 target_write_u32(target
, STM32_FLASH_CR
, FLASH_PG
);
637 target_write_u16(target
, address
, value
);
639 status
= stm32x_wait_status_busy(bank
, 5);
641 if (status
& FLASH_WRPRTERR
)
643 LOG_ERROR("flash memory not erased before writing");
644 return ERROR_FLASH_OPERATION_FAILED
;
646 if (status
& FLASH_PGERR
)
648 LOG_ERROR("flash memory write protected");
649 return ERROR_FLASH_OPERATION_FAILED
;
653 target_write_u32(target
, STM32_FLASH_CR
, FLASH_LOCK
);
658 static int stm32x_probe(struct flash_bank
*bank
)
660 struct target
*target
= bank
->target
;
661 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
667 if (bank
->target
->state
!= TARGET_HALTED
)
669 LOG_ERROR("Target not halted");
670 return ERROR_TARGET_NOT_HALTED
;
673 stm32x_info
->probed
= 0;
675 /* read stm32 device id register */
676 target_read_u32(target
, 0xE0042000, &device_id
);
677 LOG_INFO("device id = 0x%08" PRIx32
"", device_id
);
679 /* get flash size from target */
680 if (target_read_u16(target
, 0x1FFFF7E0, &num_pages
) != ERROR_OK
)
682 /* failed reading flash size, default to max target family */
686 if ((device_id
& 0x7ff) == 0x410)
688 /* medium density - we have 1k pages
689 * 4 pages for a protection area */
691 stm32x_info
->ppage_size
= 4;
693 /* check for early silicon */
694 if (num_pages
== 0xffff)
696 /* number of sectors incorrect on revA */
697 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 128k flash");
701 else if ((device_id
& 0x7ff) == 0x412)
703 /* low density - we have 1k pages
704 * 4 pages for a protection area */
706 stm32x_info
->ppage_size
= 4;
708 /* check for early silicon */
709 if (num_pages
== 0xffff)
711 /* number of sectors incorrect on revA */
712 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 32k flash");
716 else if ((device_id
& 0x7ff) == 0x414)
718 /* high density - we have 2k pages
719 * 2 pages for a protection area */
721 stm32x_info
->ppage_size
= 2;
723 /* check for early silicon */
724 if (num_pages
== 0xffff)
726 /* number of sectors incorrect on revZ */
727 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 512k flash");
731 else if ((device_id
& 0x7ff) == 0x418)
733 /* connectivity line density - we have 2k pages
734 * 2 pages for a protection area */
736 stm32x_info
->ppage_size
= 2;
738 /* check for early silicon */
739 if (num_pages
== 0xffff)
741 /* number of sectors incorrect on revZ */
742 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 256k flash");
748 LOG_WARNING("Cannot identify target as a STM32 family.");
749 return ERROR_FLASH_OPERATION_FAILED
;
752 LOG_INFO("flash size = %dkbytes", num_pages
);
754 /* calculate numbers of pages */
755 num_pages
/= (page_size
/ 1024);
757 bank
->base
= 0x08000000;
758 bank
->size
= (num_pages
* page_size
);
759 bank
->num_sectors
= num_pages
;
760 bank
->sectors
= malloc(sizeof(struct flash_sector
) * num_pages
);
762 for (i
= 0; i
< num_pages
; i
++)
764 bank
->sectors
[i
].offset
= i
* page_size
;
765 bank
->sectors
[i
].size
= page_size
;
766 bank
->sectors
[i
].is_erased
= -1;
767 bank
->sectors
[i
].is_protected
= 1;
770 stm32x_info
->probed
= 1;
775 static int stm32x_auto_probe(struct flash_bank
*bank
)
777 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
778 if (stm32x_info
->probed
)
780 return stm32x_probe(bank
);
784 COMMAND_HANDLER(stm32x_handle_part_id_command
)
790 static int stm32x_info(struct flash_bank
*bank
, char *buf
, int buf_size
)
792 struct target
*target
= bank
->target
;
796 /* read stm32 device id register */
797 target_read_u32(target
, 0xE0042000, &device_id
);
799 if ((device_id
& 0x7ff) == 0x410)
801 printed
= snprintf(buf
, buf_size
, "stm32x (Medium Density) - Rev: ");
805 switch (device_id
>> 16)
808 snprintf(buf
, buf_size
, "A");
812 snprintf(buf
, buf_size
, "B");
816 snprintf(buf
, buf_size
, "Z");
820 snprintf(buf
, buf_size
, "Y");
824 snprintf(buf
, buf_size
, "unknown");
828 else if ((device_id
& 0x7ff) == 0x412)
830 printed
= snprintf(buf
, buf_size
, "stm32x (Low Density) - Rev: ");
834 switch (device_id
>> 16)
837 snprintf(buf
, buf_size
, "A");
841 snprintf(buf
, buf_size
, "unknown");
845 else if ((device_id
& 0x7ff) == 0x414)
847 printed
= snprintf(buf
, buf_size
, "stm32x (High Density) - Rev: ");
851 switch (device_id
>> 16)
854 snprintf(buf
, buf_size
, "A");
858 snprintf(buf
, buf_size
, "Z");
862 snprintf(buf
, buf_size
, "unknown");
866 else if ((device_id
& 0x7ff) == 0x418)
868 printed
= snprintf(buf
, buf_size
, "stm32x (Connectivity) - Rev: ");
872 switch (device_id
>> 16)
875 snprintf(buf
, buf_size
, "A");
879 snprintf(buf
, buf_size
, "Z");
883 snprintf(buf
, buf_size
, "unknown");
889 snprintf(buf
, buf_size
, "Cannot identify target as a stm32x\n");
890 return ERROR_FLASH_OPERATION_FAILED
;
896 COMMAND_HANDLER(stm32x_handle_lock_command
)
898 struct target
*target
= NULL
;
899 struct stm32x_flash_bank
*stm32x_info
= NULL
;
903 command_print(CMD_CTX
, "stm32x lock <bank>");
907 struct flash_bank
*bank
;
908 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
909 if (ERROR_OK
!= retval
)
912 stm32x_info
= bank
->driver_priv
;
914 target
= bank
->target
;
916 if (target
->state
!= TARGET_HALTED
)
918 LOG_ERROR("Target not halted");
919 return ERROR_TARGET_NOT_HALTED
;
922 if (stm32x_erase_options(bank
) != ERROR_OK
)
924 command_print(CMD_CTX
, "stm32x failed to erase options");
928 /* set readout protection */
929 stm32x_info
->option_bytes
.RDP
= 0;
931 if (stm32x_write_options(bank
) != ERROR_OK
)
933 command_print(CMD_CTX
, "stm32x failed to lock device");
937 command_print(CMD_CTX
, "stm32x locked");
942 COMMAND_HANDLER(stm32x_handle_unlock_command
)
944 struct target
*target
= NULL
;
945 struct stm32x_flash_bank
*stm32x_info
= NULL
;
949 command_print(CMD_CTX
, "stm32x unlock <bank>");
953 struct flash_bank
*bank
;
954 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
955 if (ERROR_OK
!= retval
)
958 stm32x_info
= bank
->driver_priv
;
960 target
= bank
->target
;
962 if (target
->state
!= TARGET_HALTED
)
964 LOG_ERROR("Target not halted");
965 return ERROR_TARGET_NOT_HALTED
;
968 if (stm32x_erase_options(bank
) != ERROR_OK
)
970 command_print(CMD_CTX
, "stm32x failed to unlock device");
974 if (stm32x_write_options(bank
) != ERROR_OK
)
976 command_print(CMD_CTX
, "stm32x failed to lock device");
980 command_print(CMD_CTX
, "stm32x unlocked");
985 COMMAND_HANDLER(stm32x_handle_options_read_command
)
988 struct target
*target
= NULL
;
989 struct stm32x_flash_bank
*stm32x_info
= NULL
;
993 command_print(CMD_CTX
, "stm32x options_read <bank>");
997 struct flash_bank
*bank
;
998 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
999 if (ERROR_OK
!= retval
)
1002 stm32x_info
= bank
->driver_priv
;
1004 target
= bank
->target
;
1006 if (target
->state
!= TARGET_HALTED
)
1008 LOG_ERROR("Target not halted");
1009 return ERROR_TARGET_NOT_HALTED
;
1012 target_read_u32(target
, STM32_FLASH_OBR
, &optionbyte
);
1013 command_print(CMD_CTX
, "Option Byte: 0x%" PRIx32
"", optionbyte
);
1015 if (buf_get_u32((uint8_t*)&optionbyte
, OPT_ERROR
, 1))
1016 command_print(CMD_CTX
, "Option Byte Complement Error");
1018 if (buf_get_u32((uint8_t*)&optionbyte
, OPT_READOUT
, 1))
1019 command_print(CMD_CTX
, "Readout Protection On");
1021 command_print(CMD_CTX
, "Readout Protection Off");
1023 if (buf_get_u32((uint8_t*)&optionbyte
, OPT_RDWDGSW
, 1))
1024 command_print(CMD_CTX
, "Software Watchdog");
1026 command_print(CMD_CTX
, "Hardware Watchdog");
1028 if (buf_get_u32((uint8_t*)&optionbyte
, OPT_RDRSTSTOP
, 1))
1029 command_print(CMD_CTX
, "Stop: No reset generated");
1031 command_print(CMD_CTX
, "Stop: Reset generated");
1033 if (buf_get_u32((uint8_t*)&optionbyte
, OPT_RDRSTSTDBY
, 1))
1034 command_print(CMD_CTX
, "Standby: No reset generated");
1036 command_print(CMD_CTX
, "Standby: Reset generated");
1041 COMMAND_HANDLER(stm32x_handle_options_write_command
)
1043 struct target
*target
= NULL
;
1044 struct stm32x_flash_bank
*stm32x_info
= NULL
;
1045 uint16_t optionbyte
= 0xF8;
1049 command_print(CMD_CTX
, "stm32x options_write <bank> <SWWDG | HWWDG> <RSTSTNDBY | NORSTSTNDBY> <RSTSTOP | NORSTSTOP>");
1053 struct flash_bank
*bank
;
1054 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1055 if (ERROR_OK
!= retval
)
1058 stm32x_info
= bank
->driver_priv
;
1060 target
= bank
->target
;
1062 if (target
->state
!= TARGET_HALTED
)
1064 LOG_ERROR("Target not halted");
1065 return ERROR_TARGET_NOT_HALTED
;
1068 if (strcmp(CMD_ARGV
[1], "SWWDG") == 0)
1070 optionbyte
|= (1 << 0);
1074 optionbyte
&= ~(1 << 0);
1077 if (strcmp(CMD_ARGV
[2], "NORSTSTNDBY") == 0)
1079 optionbyte
|= (1 << 1);
1083 optionbyte
&= ~(1 << 1);
1086 if (strcmp(CMD_ARGV
[3], "NORSTSTOP") == 0)
1088 optionbyte
|= (1 << 2);
1092 optionbyte
&= ~(1 << 2);
1095 if (stm32x_erase_options(bank
) != ERROR_OK
)
1097 command_print(CMD_CTX
, "stm32x failed to erase options");
1101 stm32x_info
->option_bytes
.user_options
= optionbyte
;
1103 if (stm32x_write_options(bank
) != ERROR_OK
)
1105 command_print(CMD_CTX
, "stm32x failed to write options");
1109 command_print(CMD_CTX
, "stm32x write options complete");
1114 static int stm32x_mass_erase(struct flash_bank
*bank
)
1116 struct target
*target
= bank
->target
;
1119 if (target
->state
!= TARGET_HALTED
)
1121 LOG_ERROR("Target not halted");
1122 return ERROR_TARGET_NOT_HALTED
;
1125 /* unlock option flash registers */
1126 target_write_u32(target
, STM32_FLASH_KEYR
, KEY1
);
1127 target_write_u32(target
, STM32_FLASH_KEYR
, KEY2
);
1129 /* mass erase flash memory */
1130 target_write_u32(target
, STM32_FLASH_CR
, FLASH_MER
);
1131 target_write_u32(target
, STM32_FLASH_CR
, FLASH_MER
| FLASH_STRT
);
1133 status
= stm32x_wait_status_busy(bank
, 10);
1135 target_write_u32(target
, STM32_FLASH_CR
, FLASH_LOCK
);
1137 if (status
& FLASH_WRPRTERR
)
1139 LOG_ERROR("stm32x device protected");
1143 if (status
& FLASH_PGERR
)
1145 LOG_ERROR("stm32x device programming failed");
1152 COMMAND_HANDLER(stm32x_handle_mass_erase_command
)
1158 command_print(CMD_CTX
, "stm32x mass_erase <bank>");
1162 struct flash_bank
*bank
;
1163 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1164 if (ERROR_OK
!= retval
)
1167 if (stm32x_mass_erase(bank
) == ERROR_OK
)
1169 /* set all sectors as erased */
1170 for (i
= 0; i
< bank
->num_sectors
; i
++)
1172 bank
->sectors
[i
].is_erased
= 1;
1175 command_print(CMD_CTX
, "stm32x mass erase complete");
1179 command_print(CMD_CTX
, "stm32x mass erase failed");
1185 static const struct command_registration stm32x_exec_command_handlers
[] = {
1188 .handler
= &stm32x_handle_lock_command
,
1189 .mode
= COMMAND_EXEC
,
1190 .help
= "lock device",
1194 .handler
= &stm32x_handle_unlock_command
,
1195 .mode
= COMMAND_EXEC
,
1196 .help
= "unlock protected device",
1199 .name
= "mass_erase",
1200 .handler
= &stm32x_handle_mass_erase_command
,
1201 .mode
= COMMAND_EXEC
,
1202 .help
= "mass erase device",
1205 .name
= "options_read",
1206 .handler
= &stm32x_handle_options_read_command
,
1207 .mode
= COMMAND_EXEC
,
1208 .help
= "read device option bytes",
1211 .name
= "options_write",
1212 .handler
= &stm32x_handle_options_write_command
,
1213 .mode
= COMMAND_EXEC
,
1214 .help
= "write device option bytes",
1216 COMMAND_REGISTRATION_DONE
1218 static const struct command_registration stm32x_command_handlers
[] = {
1221 .mode
= COMMAND_ANY
,
1222 .help
= "stm32x flash command group",
1223 .chain
= stm32x_exec_command_handlers
,
1225 COMMAND_REGISTRATION_DONE
1228 struct flash_driver stm32x_flash
= {
1230 .commands
= stm32x_command_handlers
,
1231 .flash_bank_command
= &stm32x_flash_bank_command
,
1232 .erase
= &stm32x_erase
,
1233 .protect
= &stm32x_protect
,
1234 .write
= &stm32x_write
,
1235 .probe
= &stm32x_probe
,
1236 .auto_probe
= &stm32x_auto_probe
,
1237 .erase_check
= &default_flash_mem_blank_check
,
1238 .protect_check
= &stm32x_protect_check
,
1239 .info
= &stm32x_info
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)