From 0ab3f83667718e43142222499b7d6a464fe444c6 Mon Sep 17 00:00:00 2001 From: Jim Norris Date: Thu, 1 Mar 2012 21:08:54 -0600 Subject: [PATCH] Add new configuration files for the Diolan LPC-4350-DB1 development MIME-Version: 1.0 Content-Type: text/plain; charset=utf8 Content-Transfer-Encoding: 8bit board with the NXP LPC4350 processor. Change-Id: I0843e96af9ca05d3e598e2e16eb19fc0581ab46d Signed-off-by: Jim Norris Reviewed-on: http://openocd.zylin.com/501 Tested-by: jenkins Reviewed-by: Øyvind Harboe Reviewed-by: Spencer Oliver --- tcl/board/diolan_lpc4350-db1.cfg | 8 ++++++ tcl/target/lpc4350.cfg | 44 ++++++++++++++++++++++++++++++++ 2 files changed, 52 insertions(+) create mode 100644 tcl/board/diolan_lpc4350-db1.cfg create mode 100644 tcl/target/lpc4350.cfg diff --git a/tcl/board/diolan_lpc4350-db1.cfg b/tcl/board/diolan_lpc4350-db1.cfg new file mode 100644 index 0000000000..8135bae2ec --- /dev/null +++ b/tcl/board/diolan_lpc4350-db1.cfg @@ -0,0 +1,8 @@ + +# +# Diolan LPC-4350-DB1 development board +# + +set CHIPNAME lpc4350 + +source [find target/lpc4350.cfg] diff --git a/tcl/target/lpc4350.cfg b/tcl/target/lpc4350.cfg new file mode 100644 index 0000000000..63d130796a --- /dev/null +++ b/tcl/target/lpc4350.cfg @@ -0,0 +1,44 @@ + +adapter_khz 500 + +if { [info exists CHIPNAME] } { + set _CHIPNAME $CHIPNAME +} else { + set _CHIPNAME lpc4350 +} + +# +# M4 JTAG mode TAP +# +if { [info exists M4_JTAG_TAPID] } { + set _M4_JTAG_TAPID $M4_JTAG_TAPID +} else { + set _M4_JTAG_TAPID 0x4ba00477 +} + +# +# M4 SWD mode TAP +# +if { [info exists M4_SWD_TAPID] } { + set _M4_SWD_TAPID $M4_SWD_TAPID +} else { + set _M4_SWD_TAPID 0x2ba01477 +} + +# +# M0 TAP +# +if { [info exists M0_JTAG_TAPID] } { + set _M0_JTAG_TAPID $M0_JTAG_TAPID +} else { + set _M0_JTAG_TAPID 0x0ba01477 +} + +jtag newtap $_CHIPNAME m4 -irlen 4 -ircapture 0x1 -irmask 0xf \ + -expected-id $_M4_JTAG_TAPID + +jtag newtap $_CHIPNAME m0 -irlen 4 -ircapture 0x1 -irmask 0xf \ + -expected-id $_M0_JTAG_TAPID + +target create $_CHIPNAME.m4 cortex_m3 -chain-position $_CHIPNAME.m4 +target create $_CHIPNAME.m0 cortex_m3 -chain-position $_CHIPNAME.m0 -- 2.30.2