target algo: do not write reg_param if direction is PARAM_IN
[openocd.git] / src / target / armv7a.h
2018-11-08 Matthias Welwarskyarmv7a: ARMv7-A MMU tools 27/4327/19
2018-11-06 Antonio Borneotarget/cortex_a: remove buggy memory AP accesses 48/4748/3
2018-07-22 Antonio Borneoarmv7a: read ttbcr and ttb0/1 at every entry in debug... 01/4601/2
2018-03-11 Matthias Welwarskyarmv7a: cache ttbcr and ttb0/1 on debug state entry 12/3112/9
2017-02-10 Dongxue Zhangtarget: Add 64-bit target address support 00/1200/37
2016-12-25 Paul Fertsertarget: armv7a: remove unused level_num field from... 91/3891/2
2016-11-04 Andrey Smirnovsemihosting armv7a: Add support for ARMv7-A 08/2908/8
2016-05-24 Marc SchinkMake #include guard naming consistent 56/2956/5
2016-05-24 Marc SchinkRemove FSF address from GPL notices 88/3488/3
2015-12-29 Andreas Fritiofsonarm_adi_v5: Convert the AP references from numbers... 47/3147/2
2015-12-29 Patrick Stewartarm_debug: Support multiple APs per DAP and remove... 84/2984/4
2015-11-30 Matthias Welwarskycortex_a: replace cortex_a_check_address function 19/3119/7
2015-11-30 Matthias Welwarskycortex_a: force cache and tlb bypass when cpu is in... 79/3079/7
2015-11-30 Matthias Welwarskyarmv7a: remove indirection for cache info handler 25/3025/8
2015-11-30 Matthias Welwarskyarmv7a: fix handling of inner caches 24/3024/8
2015-11-30 Matthias Welwarskyarmv7a: rename l2_cache to outer_cache 20/3020/7
2015-11-30 Oleksij Rempeladd armv7a_cache handlers 00/2800/16
2015-11-05 Matthias Welwarskyarmv7a: correct calculation of ttbr0_mask 06/3006/3
2015-11-05 Matthias Welwarskyarmv7a: re-read ttb information if ttbcr changes 05/3005/3
2015-01-10 Kamal Dasucortex_a: Add support for A15 MPCore 01/1601/12
2013-06-05 Spencer Oliverupdate files to correct FSF address 26/1426/4
2013-03-15 Evan Hunterarch: Added ARMv7R and Cortex-R4 support 58/358/6
2013-03-15 Evan Hunteradi_v5: search for Debug and Memory AP support 09/909/6
2012-02-06 Spencer Oliverbuild: cleanup src/target directory
2012-01-23 Spencer Olivercleanup: rename armv4_5 to arm for readability
2011-10-25 Andreas Fritiofsonarmv7a: make local functions static
2011-09-30 Michel Jaouenarmv7a ,cortex a : add L1, L2 cache support, va to...
2010-07-19 Øyvind Harboedebug: debug entry error propagation
2010-03-17 Øyvind Harboearm7/9: remove unused post_restore_context
2010-03-05 David BrownellADIv5 share DAP command support
2010-03-05 David Brownellrename "swjdp_common" as "adiv5_dap"
2009-12-13 David Brownelltarget files shouldn't #include <target/...h>
2009-12-07 David BrownellARM: use <target/arm.h> not armv4_5.h
2009-12-05 David BrownellARM: rename armv4_5_state_* as arm_state_*
2009-12-05 David BrownellARM: rename armv4_5_mode_* AS arm_mode_*
2009-12-04 David BrownellARM DPM: make DSCR bit defs sharable
2009-12-03 Zachary T Welchchange #include "armv4_5_mmu.h" to <target/armv4_5_mmu.h>
2009-12-03 Zachary T Welchchange #include "armv4_5_cache.h" to <target/armv4_5_ca...
2009-12-03 Zachary T Welchchange #include "armv4_5.h" to <target/armv4_5.h>
2009-12-03 Zachary T Welchchange #include "arm_dpm.h" to <target/arm_dpm.h>
2009-12-03 Zachary T Welchchange #include "arm_adi_v5.h" to <target/arm_adi_v5.h>
2009-12-02 David BrownellARMv7a: move constants out of Cortex-A8 header
2009-12-01 David BrownellCortex-A8: remove previous mcr()/mrc() methods
2009-11-25 Zachary T Welchremove target_type register_command callback
2009-11-25 David BrownellCortex-A8: implement DPM
2009-11-22 David BrownellARM: simplify CPSR handling
2009-11-19 David BrownellARMv7-A: use standard ARM core states
2009-11-19 David BrownellARMv7-A: use standard ARM core_mode symbols
2009-11-18 David BrownellARM: simplify ARMv7-A register handling
2009-11-18 David BrownellARM: add arm_mode_name()
2009-11-17 David BrownellARMv7-A: no exit() calls
2009-11-16 David Brownell#include "target.h" less wildly
2009-11-16 David Brownelltarget: no implicit #includes of "register.h"
2009-11-16 David Brownelltarget: less implicit inclusion of "command.h"
2009-11-13 Zachary T Welchcommand_context_t -> struct command_context
2009-11-13 Zachary T Welchtarget_t -> struct target
2009-11-13 Zachary T Welcharmv4_5_common_t -> struct arm
2009-11-13 Zachary T Welchreg_cache_t -> struct reg_cache
2009-11-13 Zachary T Welcharmv7a_core_reg_t -> struct armv7a_core_reg
2009-11-13 Zachary T Welcharmv7a_algorithm_t -> struct armv7a_algorithm
2009-11-13 Zachary T Welcharmv7a_common_t -> struct armv7a_common
2009-11-13 Zachary T Welcharmv4_5_mmu_common_t -> struct armv4_5_mmu_common
2009-11-13 Zachary T Welchswjdp_common_t -> struct swjdp_common
2009-11-06 David BrownellCortex-A8: use the new inheritance/nesting scheme
2009-11-06 David Brownelltarget: provide container_of()
2009-11-05 Øyvind Harboedebug interface: get rid of unused pre_debug fn
2009-09-15 mluDefine debug_base, debug_ap, memory_ap in armv7a_common_t
2009-09-15 mluDefiny symbolic values for VA to PA address translation...
2009-08-26 oharboeMatt Hsu <matt@0xlab.org> and Holger Hans Peter Freythe...
2009-08-25 oharboestrange.... the code build and links w/Linux GCC target...
2009-08-25 oharboeDavid Brownell Subset of Cortex-A8 support from Magnus...

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)