Drop useless double-space occurences, drop trailing whitespace, and fix
some other minor whitespace-related issues.
Change-Id: I6b4c515492e2ee94dc25ef1fe4f51015a4bba8b5
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
Reviewed-on: http://openocd.zylin.com/137
Tested-by: jenkins
86 files changed:
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x40700f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x40700f0f
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1f0f0f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1f0f0f0f
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926031
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926031
-if { [info exists FLASHTAPID ] } {
+if { [info exists FLASHTAPID] } {
set _FLASHTAPID $FLASHTAPID
} else {
set _FLASHTAPID 0x04570041
}
jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0x1 -expected-id $_FLASHTAPID
set _FLASHTAPID $FLASHTAPID
} else {
set _FLASHTAPID 0x04570041
}
jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0x1 -expected-id $_FLASHTAPID
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966041
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966041
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
-if { [info exists BSTAPID ] } {
+if { [info exists BSTAPID] } {
set _BSTAPID $BSTAPID
} else {
# Found on STR9-comStick, revision STR912CS-A1
set _BSTAPID $BSTAPID
} else {
# Found on STR9-comStick, revision STR912CS-A1
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0032409d
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0032409d
-if { [info exists FLASHTAPID ] } {
+if { [info exists FLASHTAPID] } {
set _FLASHTAPID $FLASHTAPID
} else {
set _FLASHTAPID 0x04570041
set _FLASHTAPID $FLASHTAPID
} else {
set _FLASHTAPID 0x04570041
jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0x1 -expected-id $_FLASHTAPID
jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0x1 -expected-id $_FLASHTAPID
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966041
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966041
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
-if { [info exists BSTAPID ] } {
+if { [info exists BSTAPID] } {
set _BSTAPID $BSTAPID
} else {
set _BSTAPID 0x1457f041
set _BSTAPID $BSTAPID
} else {
set _BSTAPID 0x1457f041
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1f0f0f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1f0f0f0f
set rstc_mr_val [expr ($rstc_mr_val | $::AT91_RSTC_URSTEN)]
mww $::AT91_RSTC_MR $rstc_mr_val ;# user reset enable
set rstc_mr_val [expr ($rstc_mr_val | $::AT91_RSTC_URSTEN)]
mww $::AT91_RSTC_MR $rstc_mr_val ;# user reset enable
- if { [info exists config(sdram_piod) ] } {
+ if { [info exists config(sdram_piod)] } {
set pdr_addr [expr ($::AT91_PIOD + $::PIO_PDR)]
set pudr_addr [expr ($::AT91_PIOD + $::PIO_PUDR)]
set asr_addr [expr ($::AT91_PIOD + $::PIO_ASR)]
set pdr_addr [expr ($::AT91_PIOD + $::PIO_PDR)]
set pudr_addr [expr ($::AT91_PIOD + $::PIO_PUDR)]
set asr_addr [expr ($::AT91_PIOD + $::PIO_ASR)]
if { [info exists CHIPNAME] } {
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
- # This config file was defaulting to big endian..
- set _ENDIAN little
+ # This config file was defaulting to big endian..
+ set _ENDIAN little
}
if { [info exists CPUTAPID] } {
}
if { [info exists CPUTAPID] } {
- set _CPUTAPID $CPUTAPID
+ set _CPUTAPID $CPUTAPID
- set _CPUTAPID 0x3f0f0f0f
+ set _CPUTAPID 0x3f0f0f0f
}
adapter_nsrst_delay 200
}
adapter_nsrst_delay 200
if { [info exists CHIPTYPE] } {
if { [info exists CHIPNAME] } {
if { [info exists CHIPTYPE] } {
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
- set _CHIPNAME $CHIPTYPE
+ set _CHIPNAME $CHIPTYPE
if {[info exists CHIPNAME]} {
if {[info exists CHIPNAME]} {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
- set _CHIPNAME at91r40008
+ set _CHIPNAME at91r40008
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# Setup the JTAG scan chain.
}
# Setup the JTAG scan chain.
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1f0f0f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1f0f0f0f
# http://atmel.com/products/at91/
if { [info exists CHIPNAME] } {
# http://atmel.com/products/at91/
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
- set _CHIPNAME at91rm9200
+ set _CHIPNAME at91rm9200
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x05b0203f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x05b0203f
# at91sam3s1a
if { [info exists CHIPNAME] } {
# at91sam3s1a
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
set _CHIPNAME at91sam3n
}
set _CHIPNAME at91sam3n
}
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
# ATMEL sam7se512
# Example: the "Elektor Internet Radio" - EIR
# http://www.ethernut.de/en/hardware/eir/index.html
if { [info exists CHIPNAME] } {
# ATMEL sam7se512
# Example: the "Elektor Internet Radio" - EIR
# http://www.ethernut.de/en/hardware/eir/index.html
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
- set _CHIPNAME sam7se512
+ set _CHIPNAME sam7se512
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# Force an error until we get a good number.
set _CPUTAPID $CPUTAPID
} else {
# Force an error until we get a good number.
reset_config srst_only srst_pulls_trst
if { [info exists CHIPNAME] } {
reset_config srst_only srst_pulls_trst
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
- set _CHIPNAME at91sam7s
+ set _CHIPNAME at91sam7s
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x3f0f0f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x3f0f0f0f
reset_config srst_only srst_pulls_trst
if { [info exists CHIPNAME] } {
reset_config srst_only srst_pulls_trst
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x3f0f0f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x3f0f0f0f
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0792603f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0792603f
# Faster memory downloads. This is disabled automatically during
# reset init since all reset init sequences are too short for
# fast memory access
# Faster memory downloads. This is disabled automatically during
# reset init since all reset init sequences are too short for
# fast memory access
-arm7_9 dcc_downloads enable
+arm7_9 dcc_downloads enable
arm7_9 fast_memory_access enable
proc at91sam_init { } {
arm7_9 fast_memory_access enable
proc at91sam_init { } {
######################################
if { [info exists CHIPNAME] } {
######################################
if { [info exists CHIPNAME] } {
- set AT91_CHIPNAME $CHIPNAME
+ set AT91_CHIPNAME $CHIPNAME
- set AT91_CHIPNAME at91sam9rl
+ set AT91_CHIPNAME at91sam9rl
}
source [find target/at91sam9.cfg]
}
source [find target/at91sam9.cfg]
- set _CHIPNAME avr
- set _ENDIAN little
+ set _CHIPNAME avr
+ set _ENDIAN little
# jtag speed
adapter_khz 4500
# jtag speed
adapter_khz 4500
adapter_nsrst_delay 100
#jtag scan chain
adapter_nsrst_delay 100
#jtag scan chain
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x8970203F
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x8970203F
-set _CHIPNAME avr32
-set _ENDIAN big
+set _CHIPNAME avr32
+set _ENDIAN big
-set _CPUTAPID 0x21e8203f
+set _CPUTAPID 0x21e8203f
jtag_nsrst_delay 100
jtag_ntrst_delay 100
jtag_nsrst_delay 100
jtag_ntrst_delay 100
# jtag scan chain
# format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
# jtag scan chain
# format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
-jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1 -expected-id $_CPUTAPID
+jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1 -expected-id $_CPUTAPID
set _TARGETNAME [format "%s.cpu" $_CHIPNAME]
target create $_TARGETNAME avr32_ap7k -endian $_ENDIAN -chain-position $_TARGETNAME
set _TARGETNAME [format "%s.cpu" $_CHIPNAME]
target create $_TARGETNAME avr32_ap7k -endian $_ENDIAN -chain-position $_TARGETNAME
adapter_khz 100
if { [info exists CHIPNAME] } {
adapter_khz 100
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x27b3645b
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x27b3645b
}
-if { [info exists DSPTAPID ] } {
+if { [info exists DSPTAPID] } {
set _DSPTAPID $DSPTAPID
} else {
set _DSPTAPID 0x27b3645b
set _DSPTAPID $DSPTAPID
} else {
set _DSPTAPID 0x27b3645b
if { [info exists CHIPNAME] } {
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x00526fa1
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x00526fa1
}
-jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
+jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
# Create the GDB Target.
set _TARGETNAME $_CHIPNAME.cpu
# Create the GDB Target.
set _TARGETNAME $_CHIPNAME.cpu
# There is 16K of SRAM on this chip
# FIXME: flash programming is not working by using this work area. So comment this out for now.
# There is 16K of SRAM on this chip
# FIXME: flash programming is not working by using this work area. So comment this out for now.
-#$_TARGETNAME configure -work-area-phys 0x00000000 -work-area-size 0x4000 -work-area-backup 1
+#$_TARGETNAME configure -work-area-phys 0x00000000 -work-area-size 0x4000 -work-area-backup 1
# This chip has a DCC ... use it
arm7_9 dcc_downloads enable
# This chip has a DCC ... use it
arm7_9 dcc_downloads enable
# Utility code for DaVinci-family chips
#
# Utility code for DaVinci-family chips
#
-# davinci_pinmux: assigns PINMUX$reg <== $value
+# davinci_pinmux: assigns PINMUX$reg <== $value
proc davinci_pinmux {soc reg value} {
mww [expr [dict get $soc sysbase] + 4 * $reg] $value
}
proc davinci_pinmux {soc reg value} {
mww [expr [dict get $soc sysbase] + 4 * $reg] $value
}
#
# PLL version 0x02: tested on dm355
#
# PLL version 0x02: tested on dm355
-# REVISIT: On dm6446/dm357 the PLLRST polarity is different.
+# REVISIT: On dm6446/dm357 the PLLRST polarity is different.
proc pll_v02_setup {pll_addr mult config} {
set pll_ctrl_addr [expr $pll_addr + 0x100]
set pll_ctrl [mrw $pll_ctrl_addr]
# 1 - clear CLKMODE (bit 8) iff using on-chip oscillator
proc pll_v02_setup {pll_addr mult config} {
set pll_ctrl_addr [expr $pll_addr + 0x100]
set pll_ctrl [mrw $pll_ctrl_addr]
# 1 - clear CLKMODE (bit 8) iff using on-chip oscillator
- # NOTE: this assumes we should clear that bit
+ # NOTE: this assumes we should clear that bit
set pll_ctrl [expr $pll_ctrl & ~0x0100]
mww $pll_ctrl_addr $pll_ctrl
set pll_ctrl [expr $pll_ctrl & ~0x0100]
mww $pll_ctrl_addr $pll_ctrl
set pll_ctrl [expr $pll_ctrl & ~0x0010]
mww $pll_ctrl_addr $pll_ctrl
set pll_ctrl [expr $pll_ctrl & ~0x0010]
mww $pll_ctrl_addr $pll_ctrl
- # 9 - optional: write prediv, postdiv, and pllm
- # NOTE: for dm355 PLL1, postdiv is controlled via MISC register
+ # 9 - optional: write prediv, postdiv, and pllm
+ # NOTE: for dm355 PLL1, postdiv is controlled via MISC register
mww [expr $pll_addr + 0x0110] [expr ($mult - 1) & 0xff]
if { [dict exists $config prediv] } {
set div [dict get $config prediv]
mww [expr $pll_addr + 0x0110] [expr ($mult - 1) & 0xff]
if { [dict exists $config prediv] } {
set div [dict get $config prediv]
mww [expr $pll_addr + 0x0128] $div
}
mww [expr $pll_addr + 0x0128] $div
}
- # 10 - optional: set plldiv1, plldiv2, ...
+ # 10 - optional: set plldiv1, plldiv2, ...
# NOTE: this assumes some registers have their just-reset values:
# - PLLSTAT.GOSTAT is clear when we enter
# - ALNCTL has everything set
# NOTE: this assumes some registers have their just-reset values:
# - PLLSTAT.GOSTAT is clear when we enter
# - ALNCTL has everything set
set pll_ctrl [expr $pll_ctrl & ~0x0008]
mww $pll_ctrl_addr $pll_ctrl
set pll_ctrl [expr $pll_ctrl & ~0x0008]
mww $pll_ctrl_addr $pll_ctrl
- # 9 - optional: write prediv, postdiv, and pllm
+ # 9 - optional: write prediv, postdiv, and pllm
mww [expr $pll_addr + 0x0110] [expr ($mult / 2) & 0x1ff]
if { [dict exists $config prediv] } {
set div [dict get $config prediv]
mww [expr $pll_addr + 0x0110] [expr ($mult / 2) & 0x1ff]
if { [dict exists $config prediv] } {
set div [dict get $config prediv]
mww $pll_secctrl_addr 0x00400000
mww $pll_secctrl_addr 0x00410000
mww $pll_secctrl_addr 0x00400000
mww $pll_secctrl_addr 0x00410000
- # 11 - optional: set plldiv1, plldiv2, ...
- # NOTE: this assumes some registers have their just-reset values:
+ # 11 - optional: set plldiv1, plldiv2, ...
+ # NOTE: this assumes some registers have their just-reset values:
# - PLLSTAT.GOSTAT is clear when we enter
set aln 0
if { [dict exists $config div1] } {
# - PLLSTAT.GOSTAT is clear when we enter
set aln 0
if { [dict exists $config div1] } {
mww $pll_ctrl_addr $pll_ctrl
}
mww $pll_ctrl_addr $pll_ctrl
}
-# NOTE: dm6446 requires EMURSTIE set in MDCTL before certain
+# NOTE: dm6446 requires EMURSTIE set in MDCTL before certain
# modules can be enabled.
# prepare a non-DSP module to be enabled; finish with psc_go
# modules can be enabled.
# prepare a non-DSP module to be enabled; finish with psc_go
######################################
if { [info exists CHIPNAME] } {
######################################
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
- set _CHIPNAME dragonite
+ set _CHIPNAME dragonite
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x121003d3
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x121003d3
#
if { [info exists CHIPNAME] } {
#
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
-} else {
- set _CHIPNAME dsp56321
+ set _CHIPNAME $CHIPNAME
+} else {
+ set _CHIPNAME dsp56321
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
- set _ENDIAN $ENDIAN
-} else {
+ set _ENDIAN $ENDIAN
+} else {
# this defaults to a big endian
# this defaults to a big endian
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1181501d
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1181501d
# Script for freescale DSP568013
if { [info exists CHIPNAME] } {
# Script for freescale DSP568013
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
-} else {
- set _CHIPNAME dsp568013
+ set _CHIPNAME $CHIPNAME
+} else {
+ set _CHIPNAME dsp568013
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
- set _ENDIAN $ENDIAN
-} else {
+ set _ENDIAN $ENDIAN
+} else {
# this defaults to a big endian
# this defaults to a big endian
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x01f2401d
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x01f2401d
#disables the master tap
jtag configure $_TARGETNAME -event tap-disable "
"
#disables the master tap
jtag configure $_TARGETNAME -event tap-disable "
"
jtag configure $_CHIPNAME.chp -event tap-disable "
"
jtag configure $_CHIPNAME.chp -event tap-disable "
"
#working area at base of ram
#working area at base of ram
# Script for freescale DSP568037
# Script for freescale DSP568037
-if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
-} else {
- set _CHIPNAME dsp568037
+if { [info exists CHIPNAME] } {
+ set _CHIPNAME $CHIPNAME
+} else {
+ set _CHIPNAME dsp568037
-if { [info exists ENDIAN] } {
- set _ENDIAN $ENDIAN
-} else {
+if { [info exists ENDIAN] } {
+ set _ENDIAN $ENDIAN
+} else {
# this defaults to a big endian
# this defaults to a big endian
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x01f2801d
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x01f2801d
#disables the master tap
jtag configure $_TARGETNAME -event tap-disable "
"
#disables the master tap
jtag configure $_TARGETNAME -event tap-disable "
"
jtag configure $_CHIPNAME.chp -event tap-disable "
"
jtag configure $_CHIPNAME.chp -event tap-disable "
"
#working area at base of ram
#working area at base of ram
# Cirrus Logic EP9301 processor on an Olimex CS-E9301 board.
if { [info exists CHIPNAME] } {
# Cirrus Logic EP9301 processor on an Olimex CS-E9301 board.
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# Force an error until we get a good number.
set _CPUTAPID $CPUTAPID
} else {
# Force an error until we get a good number.
#Script for faux target - used for testing
if { [info exists CHIPNAME] } {
#Script for faux target - used for testing
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
- set _CHIPNAME at91eb40a
+ set _CHIPNAME at91eb40a
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x00000000
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x00000000
######################################
if { [info exists CHIPNAME] } {
######################################
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x20a023d3
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x20a023d3
# Fujitsu Cortex-M3 with 512kB Flash and 64kB RAM
if { [info exists CHIPNAME] } {
# Fujitsu Cortex-M3 with 512kB Flash and 64kB RAM
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
#Hilscher netX 10 CPU
if { [info exists CHIPNAME] } {
#Hilscher netX 10 CPU
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966021
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966021
#Hilscher netX 50 CPU
if { [info exists CHIPNAME] } {
#Hilscher netX 50 CPU
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966021
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966021
#Hilscher netX 500 CPU
if { [info exists CHIPNAME] } {
#Hilscher netX 500 CPU
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926021
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926021
proc sdram_fix { } {
set accesskey [mread32 0x00100070]
proc sdram_fix { } {
set accesskey [mread32 0x00100070]
- mww 0x00100070 [expr $accesskey]
- mww 0x0010002c 0x00000001
+ mww 0x00100070 [expr $accesskey]
+ mww 0x0010002c 0x00000001
if {[expr [mread32 0x0010002c] & 0x07] == 0x07} {
puts "SDRAM Fix was not executed. Probably your CPU halted too late and the register is already locked!"
if {[expr [mread32 0x0010002c] & 0x07] == 0x07} {
puts "SDRAM Fix was not executed. Probably your CPU halted too late and the register is already locked!"
# echo "Configuring the ICEpick"
icepick_c_setup $jrc
# echo "Configuring the ICEpick"
icepick_c_setup $jrc
- # NOTE: it's important not to enter RUN/IDLE state until
+ # NOTE: it's important not to enter RUN/IDLE state until
# done sending these instructions and data to the ICEpick.
# And never to enter RESET, which will disable the TAPs.
# done sending these instructions and data to the ICEpick.
# And never to enter RESET, which will disable the TAPs.
# utility fn's for Freescale i.MX series
# utility fn's for Freescale i.MX series
set TARGETNAME $_TARGETNAME
# rewrite commands of the form below to arm11 mcr...
set TARGETNAME $_TARGETNAME
# rewrite commands of the form below to arm11 mcr...
proc setc15 {regs value} {
global TARGETNAME
proc setc15 {regs value} {
global TARGETNAME
- echo [format "set p15 0x%04x, 0x%08x" $regs $value]
+ echo [format "set p15 0x%04x, 0x%08x" $regs $value]
- arm mcr 15 [expr ($regs>>12)&0x7] [expr ($regs>>0)&0xf] [expr ($regs>>4)&0xf] [expr ($regs>>8)&0x7] $value
+ arm mcr 15 [expr ($regs>>12)&0x7] [expr ($regs>>0)&0xf] [expr ($regs>>4)&0xf] [expr ($regs>>8)&0x7] $value
# this reset script comes from the Freescale PDK
#
# http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=IMX35PDK
# this reset script comes from the Freescale PDK
#
# http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=IMX35PDK
echo "Target Setup: initialize DRAM controller and peripherals"
echo "Target Setup: initialize DRAM controller and peripherals"
# Data.Set c15:0x01 %long 0x00050078
setc15 0x01 0x00050078
# Data.Set c15:0x01 %long 0x00050078
setc15 0x01 0x00050078
echo "configuring CP15 for enabling the peripheral bus"
# Data.Set c15:0x042f %long 0x40000015
setc15 0x042f 0x40000015
echo "configuring CP15 for enabling the peripheral bus"
# Data.Set c15:0x042f %long 0x40000015
setc15 0x042f 0x40000015
reset_config trst_and_srst
if { [info exists CHIPNAME] } {
reset_config trst_and_srst
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# Note above there is 1 tap
# The CPU tap
}
# Note above there is 1 tap
# The CPU tap
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0792611f
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0792611f
}
-jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
+jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
#
if { [info exists CHIPNAME] } {
#
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists ETBTAPID ] } {
+if { [info exists ETBTAPID] } {
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x1b900f0f
}
jtag newtap $_CHIPNAME etb -irlen 4 -irmask 0x0f -expected-id $_ETBTAPID
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x1b900f0f
}
jtag newtap $_CHIPNAME etb -irlen 4 -irmask 0x0f -expected-id $_ETBTAPID
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926041
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926041
jtag newtap $_CHIPNAME whatchacallit -irlen 4 -ircapture 0x0 -irmask 0x0 -expected-id 0x0
jtag newtap $_CHIPNAME whatchacallit -irlen 4 -ircapture 0x0 -irmask 0x0 -expected-id 0x0
-if { [info exists SDMATAPID ] } {
+if { [info exists SDMATAPID] } {
set _SDMATAPID $SDMATAPID
} else {
set _SDMATAPID 0x0882301d
set _SDMATAPID $SDMATAPID
} else {
set _SDMATAPID 0x0882301d
reset_config trst_and_srst srst_pulls_trst
if { [info exists CHIPNAME] } {
reset_config trst_and_srst srst_pulls_trst
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# Note above there are 2 taps
# trace buffer
}
# Note above there are 2 taps
# trace buffer
-if { [info exists ETBTAPID ] } {
+if { [info exists ETBTAPID] } {
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x1b900f0f
}
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x1b900f0f
}
-jtag newtap $_CHIPNAME etb -irlen 4 -irmask 0xf -expected-id $_ETBTAPID
+jtag newtap $_CHIPNAME etb -irlen 4 -irmask 0xf -expected-id $_ETBTAPID
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926121
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926121
}
-jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
+jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
# Create the GDB Target.
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
# REVISIT what operating environment sets up this virtual address mapping?
$_TARGETNAME configure -work-area-virt 0xffff4c00 -work-area-phys 0xffff4c00 \
# Create the GDB Target.
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
# REVISIT what operating environment sets up this virtual address mapping?
$_TARGETNAME configure -work-area-virt 0xffff4c00 -work-area-phys 0xffff4c00 \
- -work-area-size 0x8000 -work-area-backup 1
+ -work-area-size 0x8000 -work-area-backup 1
# Internal to the chip, there is 45K of SRAM
#
# Internal to the chip, there is 45K of SRAM
#
adapter_nsrst_delay 5
if { [info exists CHIPNAME] } {
adapter_nsrst_delay 5
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07b3601d
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07b3601d
}
-if { [info exists SDMATAPID ] } {
+if { [info exists SDMATAPID] } {
set _SDMATAPID $SDMATAPID
} else {
set _SDMATAPID 0x2190101d
}
set _SDMATAPID $SDMATAPID
} else {
set _SDMATAPID 0x2190101d
}
-if { [info exists ETBTAPID ] } {
+if { [info exists ETBTAPID] } {
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x2b900f0f
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x2b900f0f
jtag_ntrst_delay 100
if { [info exists CHIPNAME] } {
jtag_ntrst_delay 100
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07b3601d
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07b3601d
}
-if { [info exists SDMATAPID ] } {
+if { [info exists SDMATAPID] } {
set _SDMATAPID $SDMATAPID
} else {
set _SDMATAPID 0x0882601d
}
set _SDMATAPID $SDMATAPID
} else {
set _SDMATAPID 0x0882601d
}
-if { [info exists ETBTAPID ] } {
+if { [info exists ETBTAPID] } {
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x2b900f0f
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x2b900f0f
# Freescale i.MX51
if { [info exists CHIPNAME] } {
# Freescale i.MX51
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# CoreSight Debug Access Port
}
# CoreSight Debug Access Port
-if { [info exists DAP_TAPID ] } {
+if { [info exists DAP_TAPID] } {
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x1ba00477
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x1ba00477
jtag newtap $_CHIPNAME SDMA -irlen 4 -ircapture 0x0 -irmask 0xf
# SJC
jtag newtap $_CHIPNAME SDMA -irlen 4 -ircapture 0x0 -irmask 0xf
# SJC
-if { [info exists SJC_TAPID ] } {
+if { [info exists SJC_TAPID] } {
set _SJC_TAPID SJC_TAPID
} else {
set _SJC_TAPID 0x0190c01d
set _SJC_TAPID SJC_TAPID
} else {
set _SJC_TAPID 0x0190c01d
jtag newtap $_CHIPNAME SJC -irlen 5 -ircapture 0x1 -irmask 0x1f \
-expected-id $_SJC_TAPID -ignore-version
jtag newtap $_CHIPNAME SJC -irlen 5 -ircapture 0x1 -irmask 0x1f \
-expected-id $_SJC_TAPID -ignore-version
-# GDB target: Cortex-A8, using DAP
+# GDB target: Cortex-A8, using DAP
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.DAP
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.DAP
# Freescale i.MX53
if { [info exists CHIPNAME] } {
# Freescale i.MX53
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# CoreSight Debug Access Port
}
# CoreSight Debug Access Port
-if { [info exists DAP_TAPID ] } {
+if { [info exists DAP_TAPID] } {
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x1ba00477
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x1ba00477
jtag newtap $_CHIPNAME SDMA -irlen 4 -ircapture 0x0 -irmask 0xf
# SJC
jtag newtap $_CHIPNAME SDMA -irlen 4 -ircapture 0x0 -irmask 0xf
# SJC
-if { [info exists SJC_TAPID ] } {
+if { [info exists SJC_TAPID] } {
set _SJC_TAPID SJC_TAPID
} else {
set _SJC_TAPID 0x0190d01d
set _SJC_TAPID SJC_TAPID
} else {
set _SJC_TAPID 0x0190d01d
jtag newtap $_CHIPNAME SJC -irlen 5 -ircapture 0x1 -irmask 0x1f \
-expected-id $_SJC_TAPID -ignore-version
jtag newtap $_CHIPNAME SJC -irlen 5 -ircapture 0x1 -irmask 0x1f \
-expected-id $_SJC_TAPID -ignore-version
-# GDB target: Cortex-A8, using DAP
+# GDB target: Cortex-A8, using DAP
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.DAP
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.DAP
# ATMEL sold his product line to Insilica...
if { [info exists CHIPNAME] } {
# ATMEL sold his product line to Insilica...
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
} else {
# this defaults to a little endian
} else {
# this defaults to a little endian
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# Force an error until we get a good number.
set _CPUTAPID $CPUTAPID
} else {
# Force an error until we get a good number.
#arm946e-s and
set _TARGETNAME $_CHIPNAME.cpu
#arm946e-s and
set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME arm966e -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm966e
+target create $_TARGETNAME arm966e -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm966e
$_TARGETNAME configure -event reset-start { jtag_rclk 16 }
$_TARGETNAME configure -event reset-init {
$_TARGETNAME configure -event reset-start { jtag_rclk 16 }
$_TARGETNAME configure -event reset-init {
#xscale ixp42x CPU
if { [info exists CHIPNAME] } {
#xscale ixp42x CPU
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
} else {
# this defaults to a bigendian
} else {
# this defaults to a bigendian
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x19274013
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x19274013
set IXP425_SDRAM_IR_MODE_SET_CAS2_CMD 0x0000
set IXP425_SDRAM_IR_MODE_SET_CAS3_CMD 0x0001
set IXP425_SDRAM_IR_MODE_SET_CAS2_CMD 0x0000
set IXP425_SDRAM_IR_MODE_SET_CAS3_CMD 0x0001
-global IXP42x_SDRAM_CL3
-global IXP42x_SDRAM_CL2
+global IXP42x_SDRAM_CL3
+global IXP42x_SDRAM_CL2
set IXP42x_SDRAM_CL3 0x0008
set IXP42x_SDRAM_CL2 0x0000
set IXP42x_SDRAM_CL3 0x0008
set IXP42x_SDRAM_CL2 0x0000
-global IXP42x_SDRAM_8MB_2Mx32_1BANK
-global IXP42x_SDRAM_16MB_2Mx32_2BANK
-global IXP42x_SDRAM_16MB_4Mx16_1BANK
-global IXP42x_SDRAM_32MB_4Mx16_2BANK
-global IXP42x_SDRAM_32MB_8Mx16_1BANK
-global IXP42x_SDRAM_64MB_8Mx16_2BANK
-global IXP42x_SDRAM_64MB_16Mx16_1BANK
-global IXP42x_SDRAM_128MB_16Mx16_2BANK
-global IXP42x_SDRAM_128MB_32Mx16_1BANK
-global IXP42x_SDRAM_256MB_32Mx16_2BANK
+global IXP42x_SDRAM_8MB_2Mx32_1BANK
+global IXP42x_SDRAM_16MB_2Mx32_2BANK
+global IXP42x_SDRAM_16MB_4Mx16_1BANK
+global IXP42x_SDRAM_32MB_4Mx16_2BANK
+global IXP42x_SDRAM_32MB_8Mx16_1BANK
+global IXP42x_SDRAM_64MB_8Mx16_2BANK
+global IXP42x_SDRAM_64MB_16Mx16_1BANK
+global IXP42x_SDRAM_128MB_16Mx16_2BANK
+global IXP42x_SDRAM_128MB_32Mx16_1BANK
+global IXP42x_SDRAM_256MB_32Mx16_2BANK
set IXP42x_SDRAM_8MB_2Mx32_1BANK 0x0030
set IXP42x_SDRAM_16MB_2Mx32_2BANK 0x0031
set IXP42x_SDRAM_8MB_2Mx32_1BANK 0x0030
set IXP42x_SDRAM_16MB_2Mx32_2BANK 0x0031
proc ixp42x_init_sdram { SDRAM_CFG REFRESH CASLAT } {
switch $CASLAT {
proc ixp42x_init_sdram { SDRAM_CFG REFRESH CASLAT } {
switch $CASLAT {
- 2 {
- set SDRAM_CFG [expr $SDRAM_CFG | $::IXP42x_SDRAM_CL2 ]
- set CASCMD $::IXP425_SDRAM_IR_MODE_SET_CAS2_CMD
+ 2 {
+ set SDRAM_CFG [expr $SDRAM_CFG | $::IXP42x_SDRAM_CL2 ]
+ set CASCMD $::IXP425_SDRAM_IR_MODE_SET_CAS2_CMD
- set SDRAM_CFG [expr $SDRAM_CFG | $::IXP42x_SDRAM_CL3 ]
- set CASCMD $::IXP425_SDRAM_IR_MODE_SET_CAS3_CMD
+ set SDRAM_CFG [expr $SDRAM_CFG | $::IXP42x_SDRAM_CL3 ]
+ set CASCMD $::IXP425_SDRAM_IR_MODE_SET_CAS3_CMD
}
default { error [format "unsupported cas latency \"%s\" " $CASLAT] }
}
}
default { error [format "unsupported cas latency \"%s\" " $CASLAT] }
}
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
source [find target/swj-dp.tcl]
if { [info exists CHIPNAME] } {
source [find target/swj-dp.tcl]
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# After reset the chip is clocked by the ~4MHz internal RC oscillator.
}
# After reset the chip is clocked by the ~4MHz internal RC oscillator.
# (The ROM code doing those updates cares about core clock speed...)
#
# CCLK is the core clock frequency in KHz
# (The ROM code doing those updates cares about core clock speed...)
#
# CCLK is the core clock frequency in KHz
-if { [info exists CCLK ] } {
+if { [info exists CCLK] } {
set _CCLK $CCLK
} else {
set _CCLK 4000
}
set _CCLK $CCLK
} else {
set _CCLK 4000
}
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
if { [info exists CHIPNAME] } {
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0596802B
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0596802B
}
-if { [info exists HAS_ETB ] } {
+if { [info exists HAS_ETB] } {
} else {
# Set default (no ETB).
# Show a warning, because this should have been configured explicitely.
set HAS_ETB 0
} else {
# Set default (no ETB).
# Show a warning, because this should have been configured explicitely.
set HAS_ETB 0
-if { [info exists ETBTAPID ] } {
+if { [info exists ETBTAPID] } {
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x1B900F0F
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x1B900F0F
arm7_9 dcc_downloads enable
# Flash bank configuration:
arm7_9 dcc_downloads enable
# Flash bank configuration:
-# Flash: flash bank lpc2900 0 0 0 0 <target#> <flash clock (CLK_SYS_FMC) in kHz>
+# Flash: flash bank lpc2900 0 0 0 0 <target#> <flash clock (CLK_SYS_FMC) in kHz>
# Flash base address, total flash size, and number of sectors are all configured automatically.
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME lpc2900 0 0 0 0 $_TARGETNAME $FLASH_CLOCK
# Flash base address, total flash size, and number of sectors are all configured automatically.
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME lpc2900 0 0 0 0 $_TARGETNAME $FLASH_CLOCK
proc setup_lpc2xxx {chip_name cputapids flash_size flash_variant workarea_size core_freq_khz adapter_freq_khz} {
reset_config trst_and_srst
proc setup_lpc2xxx {chip_name cputapids flash_size flash_variant workarea_size core_freq_khz adapter_freq_khz} {
reset_config trst_and_srst
# reset delays
adapter_nsrst_delay 100
jtag_ntrst_delay 100
# reset delays
adapter_nsrst_delay 100
jtag_ntrst_delay 100
adapter_khz $adapter_freq_khz
adapter_khz $adapter_freq_khz
foreach i $cputapids {
append expected_ids "-expected-id " $i " "
}
foreach i $cputapids {
append expected_ids "-expected-id " $i " "
}
eval "jtag newtap $chip_name cpu -irlen 4 -ircapture 0x1 -irmask 0xf $expected_ids"
eval "jtag newtap $chip_name cpu -irlen 4 -ircapture 0x1 -irmask 0xf $expected_ids"
set _TARGETNAME $chip_name.cpu
target create $_TARGETNAME arm7tdmi -chain-position $_TARGETNAME
set _TARGETNAME $chip_name.cpu
target create $_TARGETNAME arm7tdmi -chain-position $_TARGETNAME
$_TARGETNAME configure -work-area-phys 0x40000000 -work-area-size $workarea_size -work-area-backup 0
$_TARGETNAME configure -work-area-phys 0x40000000 -work-area-size $workarea_size -work-area-backup 0
if { $flash_size > 0 } {
# flash bank <name> lpc2000 <base> <size> 0 0 <target#> <variant> <clock> [calc checksum]
set _FLASHNAME $chip_name.flash
if { $flash_size > 0 } {
# flash bank <name> lpc2000 <base> <size> 0 0 <target#> <variant> <clock> [calc checksum]
set _FLASHNAME $chip_name.flash
######################################
if { [info exists CHIPNAME] } {
######################################
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926f0f
# Scan Tap
# Wired to seperate STDO pin on the lpc3131, externally muxed to TDO on ea3131 module
# JTAGSEL pin must be 0 to activate, which reassigns arm tdo to a pass through.
# Scan Tap
# Wired to seperate STDO pin on the lpc3131, externally muxed to TDO on ea3131 module
# JTAGSEL pin must be 0 to activate, which reassigns arm tdo to a pass through.
-if { [info exists SJCTAPID ] } {
+if { [info exists SJCTAPID] } {
set _SJCTAPID $SJCTAPID
} else {
set _SJCTAPID 0x1541E02B
set _SJCTAPID $SJCTAPID
} else {
set _SJCTAPID 0x1541E02B
#
if { [info exists CHIPNAME] } {
#
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x17900f0f
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x17900f0f
}
-if { [info exists CPUTAPID_REV_A0 ] } {
+if { [info exists CPUTAPID_REV_A0] } {
set _CPUTAPID_REV_A0 $CPUTAPID_REV_A0
} else {
set _CPUTAPID_REV_A0 0x17926f0f
}
set _CPUTAPID_REV_A0 $CPUTAPID_REV_A0
} else {
set _CPUTAPID_REV_A0 0x17926f0f
}
-if { [info exists SJCTAPID ] } {
+if { [info exists SJCTAPID] } {
set _SJCTAPID $SJCTAPID
} else {
set _SJCTAPID 0x1b900f0f
set _SJCTAPID $SJCTAPID
} else {
set _SJCTAPID 0x1b900f0f
source [find memory.tcl]
source [find mmr_helpers.tcl]
source [find memory.tcl]
source [find mmr_helpers.tcl]
-set CHIP_MAKER freescale
-set CHIP_FAMILY mc1322x
-set CHIP_NAME mc13224
-set N_RAM 1
-set RAM(0,BASE) 0x00400000
-set RAM(0,LEN) 0x18000
-set RAM(0,HUMAN) "internal SRAM"
+set CHIP_MAKER freescale
+set CHIP_FAMILY mc1322x
+set CHIP_NAME mc13224
+set N_RAM 1
+set RAM(0,BASE) 0x00400000
+set RAM(0,LEN) 0x18000
+set RAM(0,HUMAN) "internal SRAM"
set RAM(0,TYPE) "ram"
set RAM(0,RWX) $RWX_RWX
set RAM(0,ACCESS_WIDTH) $ACCESS_WIDTH_ANY
# I AM LAZY... I create 1 region for all MMRs.
set RAM(0,TYPE) "ram"
set RAM(0,RWX) $RWX_RWX
set RAM(0,ACCESS_WIDTH) $ACCESS_WIDTH_ANY
# I AM LAZY... I create 1 region for all MMRs.
set MMREGS(0,CHIPSELECT) -1
set MMREGS(0,BASE) 0x80000000
set MMREGS(0,LEN) 0x00030000
set MMREGS(0,CHIPSELECT) -1
set MMREGS(0,BASE) 0x80000000
set MMREGS(0,LEN) 0x00030000
#
if { [info exists CHIPNAME] } {
#
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# set useful default
set _CPUTAPID $CPUTAPID
} else {
# set useful default
# as seen in Nokia N8x0 tablets
if { [info exists CHIPNAME] } {
# as seen in Nokia N8x0 tablets
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# NOTE: likes slowish clock on reset (1.5 MBit/s or less) or use RCLK
reset_config srst_nogate
}
# NOTE: likes slowish clock on reset (1.5 MBit/s or less) or use RCLK
reset_config srst_nogate
-# Subsidiary TAP: ARM7TDMIr4 plus imaging ... must add via ICEpick (addr 6).
+# Subsidiary TAP: ARM7TDMIr4 plus imaging ... must add via ICEpick (addr 6).
jtag newtap $_CHIPNAME iva -irlen 4 -disable
# Subsidiary TAP: C55x DSP ... must add via ICEpick (addr 2).
jtag newtap $_CHIPNAME dsp -irlen 38 -disable
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
jtag newtap $_CHIPNAME iva -irlen 4 -disable
# Subsidiary TAP: C55x DSP ... must add via ICEpick (addr 2).
jtag newtap $_CHIPNAME dsp -irlen 38 -disable
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
-if { [info exists ETB_TAPID ] } {
+if { [info exists ETB_TAPID] } {
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
jtag newtap $_CHIPNAME etb -irlen 4 -expected-id $_ETB_TAPID
# Subsidiary TAP: ARM1136jf-s with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
jtag newtap $_CHIPNAME etb -irlen 4 -expected-id $_ETB_TAPID
# Subsidiary TAP: ARM1136jf-s with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
-if { [info exists CPU_TAPID ] } {
+if { [info exists CPU_TAPID] } {
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x07b3602f
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x07b3602f
jtag newtap $_CHIPNAME arm -irlen 5 -expected-id $_CPU_TAPID
# Primary TAP: ICEpick-B (JTAG route controller) and boundary scan
jtag newtap $_CHIPNAME arm -irlen 5 -expected-id $_CPU_TAPID
# Primary TAP: ICEpick-B (JTAG route controller) and boundary scan
-if { [info exists JRC_TAPID ] } {
+if { [info exists JRC_TAPID] } {
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x01ce4801
}
jtag newtap $_CHIPNAME jrc -irlen 2 -expected-id $_JRC_TAPID
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x01ce4801
}
jtag newtap $_CHIPNAME jrc -irlen 2 -expected-id $_JRC_TAPID
set _TARGETNAME $_CHIPNAME.arm
target create $_TARGETNAME arm11 -chain-position $_TARGETNAME
set _TARGETNAME $_CHIPNAME.arm
target create $_TARGETNAME arm11 -chain-position $_TARGETNAME
-# scratch: framebuffer, may be initially unavailable in some chips
+# scratch: framebuffer, may be initially unavailable in some chips
$_TARGETNAME configure -work-area-phys 0x40210000
$_TARGETNAME configure -work-area-size 0x00081000
$_TARGETNAME configure -work-area-backup 0
$_TARGETNAME configure -work-area-phys 0x40210000
$_TARGETNAME configure -work-area-size 0x00081000
$_TARGETNAME configure -work-area-backup 0
-# http://focus.ti.com/docs/prod/folders/print/omap3530.html
+# http://focus.ti.com/docs/prod/folders/print/omap3530.html
# Other OMAP3 chips remove DSP and/or the OpenGL support
if { [info exists CHIPNAME] } {
# Other OMAP3 chips remove DSP and/or the OpenGL support
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# ICEpick-C ... used to route Cortex, DSP, and more not shown here
}
# ICEpick-C ... used to route Cortex, DSP, and more not shown here
jtag newtap $_CHIPNAME dsp -irlen 38 -ircapture 0x25 -irmask 0x3f -disable
# Subsidiary TAP: CoreSight Debug Access Port (DAP)
jtag newtap $_CHIPNAME dsp -irlen 38 -ircapture 0x25 -irmask 0x3f -disable
# Subsidiary TAP: CoreSight Debug Access Port (DAP)
-if { [info exists DAP_TAPID ] } {
+if { [info exists DAP_TAPID] } {
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x0b6d602f
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x0b6d602f
"icepick_c_tapenable $_CHIPNAME.jrc 3"
# Primary TAP: ICEpick-C (JTAG route controller) and boundary scan
"icepick_c_tapenable $_CHIPNAME.jrc 3"
# Primary TAP: ICEpick-C (JTAG route controller) and boundary scan
-if { [info exists JRC_TAPID ] } {
+if { [info exists JRC_TAPID] } {
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b7ae02f
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b7ae02f
jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
-expected-id $_JRC_TAPID
jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
-expected-id $_JRC_TAPID
-# GDB target: Cortex-A8, using DAP
+# GDB target: Cortex-A8, using DAP
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.dap
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.dap
-if { [info exists DAP_TAPID ] } {
+if { [info exists DAP_TAPID] } {
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x3BA00477
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x3BA00477
#
# M3 DAPs, one per core
#
#
# M3 DAPs, one per core
#
-if { [info exists M3_DAP_TAPID ] } {
+if { [info exists M3_DAP_TAPID] } {
set _M3_DAP_TAPID $M3_DAP_TAPID
} else {
set _M3_DAP_TAPID 0x4BA00477
set _M3_DAP_TAPID $M3_DAP_TAPID
} else {
set _M3_DAP_TAPID 0x4BA00477
#
# ICEpick-D JRC (JTAG route controller)
#
#
# ICEpick-D JRC (JTAG route controller)
#
-if { [info exists JRC_TAPID ] } {
+if { [info exists JRC_TAPID] } {
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x3b95c02f
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x3b95c02f
}
# PandaBoard REV EA1 (PEAP platforms)
}
# PandaBoard REV EA1 (PEAP platforms)
-if { [info exists JRC_TAPID2 ] } {
+if { [info exists JRC_TAPID2] } {
set _JRC_TAPID2 $JRC_TAPID2
} else {
set _JRC_TAPID2 0x1b85202f
set _JRC_TAPID2 $JRC_TAPID2
} else {
set _JRC_TAPID2 0x1b85202f
jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
- -expected-id $_JRC_TAPID -expected-id $_JRC_TAPID2
+ -expected-id $_JRC_TAPID -expected-id $_JRC_TAPID2
# Required by ICEpick to power-up the debug domain
jtag configure $_CHIPNAME.jrc -event post-reset "runtest 200"
# Required by ICEpick to power-up the debug domain
jtag configure $_CHIPNAME.jrc -event post-reset "runtest 200"
# http://focus.ti.com/docs/prod/folders/print/omap5912.html
if { [info exists CHIPNAME] } {
# http://focus.ti.com/docs/prod/folders/print/omap5912.html
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# NOTE: validated with XOMAP5912 part
set _CPUTAPID $CPUTAPID
} else {
# NOTE: validated with XOMAP5912 part
-# NOTE: presumes irlen 38 is the C55x DSP, matching BSDL for
+# NOTE: presumes irlen 38 is the C55x DSP, matching BSDL for
# its standalone siblings (like TMS320VC5502) of the same era
#jtag scan chain
# its standalone siblings (like TMS320VC5502) of the same era
#jtag scan chain
-# Texas Instruments DaVinci family: OMAPL138
+# Texas Instruments DaVinci family: OMAPL138
#
if { [info exists CHIPNAME] } {
#
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
source [find target/icepick.cfg]
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
}
source [find target/icepick.cfg]
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
-if { [info exists ETB_TAPID ] } {
+if { [info exists ETB_TAPID] } {
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
"icepick_c_tapenable $_CHIPNAME.jrc 3"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
"icepick_c_tapenable $_CHIPNAME.jrc 3"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
-if { [info exists CPU_TAPID ] } {
+if { [info exists CPU_TAPID] } {
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x07926001
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x07926001
"icepick_c_tapenable $_CHIPNAME.jrc 2"
# Primary TAP: ICEpick-C (JTAG route controller) and boundary scan
"icepick_c_tapenable $_CHIPNAME.jrc 2"
# Primary TAP: ICEpick-C (JTAG route controller) and boundary scan
-if { [info exists JRC_TAPID ] } {
+if { [info exists JRC_TAPID] } {
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b7d102f
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b7d102f
if { [info exists CHIPNAME] } {
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x30938053
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x30938053
# default working area is 16384
if { [info exists WORKAREASIZE] } {
# default working area is 16384
if { [info exists WORKAREASIZE] } {
- set _WORKAREASIZE $WORKAREASIZE
+ set _WORKAREASIZE $WORKAREASIZE
- set _WORKAREASIZE 0x4000
+ set _WORKAREASIZE 0x4000
adapter_nsrst_delay 100
jtag_ntrst_delay 100
adapter_nsrst_delay 100
jtag_ntrst_delay 100
# PXA255 chip ... originally from Intel, PXA line was sold to Marvell.
# PXA255 chip ... originally from Intel, PXA line was sold to Marvell.
-# This chip is now at end-of-life. Final orders have been taken.
+# This chip is now at end-of-life. Final orders have been taken.
if { [info exists CHIPNAME] } {
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x69264013
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x69264013
#Marvell/Intel PXA270 Script
if { [info exists CHIPNAME] } {
#Marvell/Intel PXA270 Script
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
#IDs for pxa270. Are there more?
}
#IDs for pxa270. Are there more?
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# set useful default
set _CPUTAPID 0x49265013
}
set _CPUTAPID $CPUTAPID
} else {
# set useful default
set _CPUTAPID 0x49265013
}
-if { [info exists CPUTAPID2 ] } {
+if { [info exists CPUTAPID2] } {
set _CPUTAPID2 $CPUTAPID2
} else {
# set useful default
set _CPUTAPID2 0x79265013
}
set _CPUTAPID2 $CPUTAPID2
} else {
# set useful default
set _CPUTAPID2 0x79265013
}
-if { [info exists CPUTAPID3 ] } {
+if { [info exists CPUTAPID3] } {
set _CPUTAPID2 $CPUTAPID3
} else {
# set useful default
set _CPUTAPID2 $CPUTAPID3
} else {
# set useful default
# Marvell PXA3xx
if { [info exists CHIPNAME] } {
# Marvell PXA3xx
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# IDs for all currently known PXA3xx chips
}
# IDs for all currently known PXA3xx chips
-if { [info exists CPUTAPID_PXA30X_A0 ] } {
+if { [info exists CPUTAPID_PXA30X_A0] } {
set _CPUTAPID_PXA30X_A0 $CPUTAPID_PXA30X_A0
} else {
set _CPUTAPID_PXA30X_A0 0x0E648013
}
set _CPUTAPID_PXA30X_A0 $CPUTAPID_PXA30X_A0
} else {
set _CPUTAPID_PXA30X_A0 0x0E648013
}
-if { [info exists CPUTAPID_PXA30X_A1 ] } {
+if { [info exists CPUTAPID_PXA30X_A1] } {
set _CPUTAPID_PXA30X_A1 $CPUTAPID_PXA30X_A1
} else {
set _CPUTAPID_PXA30X_A1 0x1E648013
}
set _CPUTAPID_PXA30X_A1 $CPUTAPID_PXA30X_A1
} else {
set _CPUTAPID_PXA30X_A1 0x1E648013
}
-if { [info exists CPUTAPID_PXA31X_A0 ] } {
+if { [info exists CPUTAPID_PXA31X_A0] } {
set _CPUTAPID_PXA31X_A0 $CPUTAPID_PXA31X_A0
} else {
set _CPUTAPID_PXA31X_A0 0x0E649013
}
set _CPUTAPID_PXA31X_A0 $CPUTAPID_PXA31X_A0
} else {
set _CPUTAPID_PXA31X_A0 0x0E649013
}
-if { [info exists CPUTAPID_PXA31X_A1 ] } {
+if { [info exists CPUTAPID_PXA31X_A1] } {
set _CPUTAPID_PXA31X_A1 $CPUTAPID_PXA31X_A1
} else {
set _CPUTAPID_PXA31X_A1 0x1E649013
}
set _CPUTAPID_PXA31X_A1 $CPUTAPID_PXA31X_A1
} else {
set _CPUTAPID_PXA31X_A1 0x1E649013
}
-if { [info exists CPUTAPID_PXA31X_A2 ] } {
+if { [info exists CPUTAPID_PXA31X_A2] } {
set _CPUTAPID_PXA31X_A2 $CPUTAPID_PXA31X_A2
} else {
set _CPUTAPID_PXA31X_A2 0x2E649013
}
set _CPUTAPID_PXA31X_A2 $CPUTAPID_PXA31X_A2
} else {
set _CPUTAPID_PXA31X_A2 0x2E649013
}
-if { [info exists CPUTAPID_PXA31X_B0 ] } {
+if { [info exists CPUTAPID_PXA31X_B0] } {
set _CPUTAPID_PXA31X_B0 $CPUTAPID_PXA31X_B0
} else {
set _CPUTAPID_PXA31X_B0 0x3E649013
}
set _CPUTAPID_PXA31X_B0 $CPUTAPID_PXA31X_B0
} else {
set _CPUTAPID_PXA31X_B0 0x3E649013
}
-if { [info exists CPUTAPID_PXA32X_B1 ] } {
+if { [info exists CPUTAPID_PXA32X_B1] } {
set _CPUTAPID_PXA32X_B1 $CPUTAPID_PXA32X_B1
} else {
set _CPUTAPID_PXA32X_B1 0x5E642013
}
set _CPUTAPID_PXA32X_B1 $CPUTAPID_PXA32X_B1
} else {
set _CPUTAPID_PXA32X_B1 0x5E642013
}
-if { [info exists CPUTAPID_PXA32X_B2 ] } {
+if { [info exists CPUTAPID_PXA32X_B2] } {
set _CPUTAPID_PXA32X_B2 $CPUTAPID_PXA32X_B2
} else {
set _CPUTAPID_PXA32X_B2 0x6E642013
}
set _CPUTAPID_PXA32X_B2 $CPUTAPID_PXA32X_B2
} else {
set _CPUTAPID_PXA32X_B2 0x6E642013
}
-if { [info exists CPUTAPID_PXA32X_C0 ] } {
+if { [info exists CPUTAPID_PXA32X_C0] } {
set _CPUTAPID_PXA32X_C0 $CPUTAPID_PXA32X_C0
} else {
set _CPUTAPID_PXA32X_C0 0x7E642013
set _CPUTAPID_PXA32X_C0 $CPUTAPID_PXA32X_C0
} else {
set _CPUTAPID_PXA32X_C0 0x7E642013
# Found on the 'TinCanTools' Hammer board.
if { [info exists CHIPNAME] } {
# Found on the 'TinCanTools' Hammer board.
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
} else {
# This config file was defaulting to big endian..
} else {
# This config file was defaulting to big endian..
}
if { [info exists CPUTAPID] } {
}
if { [info exists CPUTAPID] } {
- set _CPUTAPID $CPUTAPID
+ set _CPUTAPID $CPUTAPID
} else {
# Force an error until we get a good number.
} else {
# Force an error until we get a good number.
- set _CPUTAPID 0xffffffff
+ set _CPUTAPID 0xffffffff
}
#use combined on interfaces or targets that cannot set TRST/SRST separately
}
#use combined on interfaces or targets that cannot set TRST/SRST separately
# Info: JTAG tap: s3c2440.cpu tap/device found: 0x0032409d (Manufacturer: 0x04e, Part: 0x0324, Version: 0x0)
if { [info exists CHIPNAME] } {
# Info: JTAG tap: s3c2440.cpu tap/device found: 0x0032409d (Manufacturer: 0x04e, Part: 0x0324, Version: 0x0)
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
} else {
# this defaults to a bigendian
} else {
# this defaults to a bigendian
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0032409d
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0032409d
# adapter_khz 1
if { [info exists CHIPNAME] } {
# adapter_khz 1
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
} else {
# this defaults to a bigendian
} else {
# this defaults to a bigendian
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926f0f
if { [info exists CHIPNAME] } {
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# This appears to be a "Version 1" arm7tdmi.
}
# This appears to be a "Version 1" arm7tdmi.
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1f0f0f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x1f0f0f0f
# [and I do not believe it to be accurate, hence the 0xffffffff below]
if { [info exists CHIPNAME] } {
# [and I do not believe it to be accurate, hence the 0xffffffff below]
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
} else {
# this defaults to a bigendian
} else {
# this defaults to a bigendian
-if { [info exists ETBTAPID ] } {
+if { [info exists ETBTAPID] } {
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x2b900f0f
}
set _ETBTAPID $ETBTAPID
} else {
set _ETBTAPID 0x2b900f0f
}
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07b76f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07b76f0f
#jtag scan chain
jtag newtap $_CHIPNAME etb -irlen 4 -expected-id $_ETBTAPID
#jtag scan chain
jtag newtap $_CHIPNAME etb -irlen 4 -expected-id $_ETBTAPID
-jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID
+jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID
set _TARGETNAME $_CHIPNAME.cpu
set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm1176
+target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm1176
adapter_nsrst_delay 500
jtag_ntrst_delay 500
adapter_nsrst_delay 500
jtag_ntrst_delay 500
reset_config srst_only srst_pulls_trst
if { [info exists CHIPNAME] } {
reset_config srst_only srst_pulls_trst
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# sharp changed the number!
set _CPUTAPID $CPUTAPID
} else {
# sharp changed the number!
# script for Sigma Designs SMP8634 (eventually even SMP8635)
if { [info exists CHIPNAME] } {
# script for Sigma Designs SMP8634 (eventually even SMP8635)
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x08630001
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x08630001
# jtag scan chain
# format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
# jtag scan chain
# format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
-jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1
+jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME mips_m4k -endian $_ENDIAN -variant
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME mips_m4k -endian $_ENDIAN -variant
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926041
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926041
-if { [info exists DEVICECLASS ] } {
+if { [info exists DEVICECLASS] } {
set _DEVICECLASS $DEVICECLASS
} else {
set _DEVICECLASS 0xff
set _DEVICECLASS $DEVICECLASS
} else {
set _DEVICECLASS 0xff
# are usable only for ISP style initial flash programming.
if { [info exists CHIPNAME] } {
# are usable only for ISP style initial flash programming.
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# CPU TAP ID 0x1ba00477 for early Sandstorm parts
}
# CPU TAP ID 0x1ba00477 for early Sandstorm parts
# CPU TAP ID 0x4ba00477 for Cortex-M3 r2p0 (on Tempest)
# ... we'll ignore the JTAG version field, rather than list every
# chip revision that turns up.
# CPU TAP ID 0x4ba00477 for Cortex-M3 r2p0 (on Tempest)
# ... we'll ignore the JTAG version field, rather than list every
# chip revision that turns up.
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0ba00477
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x0ba00477
swj_newdap $_CHIPNAME cpu -irlen 4 -irmask 0xf \
-expected-id $_CPUTAPID -ignore-version
swj_newdap $_CHIPNAME cpu -irlen 4 -irmask 0xf \
-expected-id $_CPUTAPID -ignore-version
-if { [info exists WORKAREASIZE ] } {
+if { [info exists WORKAREASIZE] } {
set _WORKAREASIZE $WORKAREASIZE
} else {
# default to 8K working area
set _WORKAREASIZE $WORKAREASIZE
} else {
# default to 8K working area
# 8K working area at base of ram, not backed up
#
# 8K working area at base of ram, not backed up
#
-# NOTE: you may need or want to reconfigure the work area;
+# NOTE: you may need or want to reconfigure the work area;
# some parts have just 6K, and you may want to use other
# addresses (at end of mem not beginning) or back it up.
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE
# some parts have just 6K, and you may want to use other
# addresses (at end of mem not beginning) or back it up.
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE
# JTAG speed ... slow enough to work with a 12 MHz RC oscillator;
# LM3S parts don't support RTCK
#
# JTAG speed ... slow enough to work with a 12 MHz RC oscillator;
# LM3S parts don't support RTCK
#
-# NOTE: this may be increased by a reset-init handler, after it
+# NOTE: this may be increased by a reset-init handler, after it
# configures and enables the PLL. Or you might need to decrease
# this, if you're using a slower clock.
adapter_khz 500
# configures and enables the PLL. Or you might need to decrease
# this, if you're using a slower clock.
adapter_khz 500
# script for stm32
if { [info exists CHIPNAME] } {
# script for stm32
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# Work-area is a space in RAM used for flash programming
# By default use 16kB
if { [info exists WORKAREASIZE] } {
}
# Work-area is a space in RAM used for flash programming
# By default use 16kB
if { [info exists WORKAREASIZE] } {
- set _WORKAREASIZE $WORKAREASIZE
+ set _WORKAREASIZE $WORKAREASIZE
- set _WORKAREASIZE 0x4000
+ set _WORKAREASIZE 0x4000
}
# JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
}
# JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
jtag_ntrst_delay 100
#jtag scan chain
jtag_ntrst_delay 100
#jtag scan chain
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# See STM Document RM0008
set _CPUTAPID $CPUTAPID
} else {
# See STM Document RM0008
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
-if { [info exists BSTAPID ] } {
+if { [info exists BSTAPID] } {
# FIXME this never gets used to override defaults...
set _BSTAPID $BSTAPID
} else {
# FIXME this never gets used to override defaults...
set _BSTAPID $BSTAPID
} else {
# script for stm32f2xxx
if { [info exists CHIPNAME] } {
# script for stm32f2xxx
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
- set _CHIPNAME stm32f2xxx
+ set _CHIPNAME stm32f2xxx
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# Work-area is a space in RAM used for flash programming
# By default use 64kB
if { [info exists WORKAREASIZE] } {
}
# Work-area is a space in RAM used for flash programming
# By default use 64kB
if { [info exists WORKAREASIZE] } {
- set _WORKAREASIZE $WORKAREASIZE
+ set _WORKAREASIZE $WORKAREASIZE
- set _WORKAREASIZE 0x10000
+ set _WORKAREASIZE 0x10000
}
# JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
}
# JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
jtag_ntrst_delay 100
#jtag scan chain
jtag_ntrst_delay 100
#jtag scan chain
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# See STM Document RM0033
set _CPUTAPID $CPUTAPID
} else {
# See STM Document RM0033
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
-if { [info exists BSTAPID ] } {
+if { [info exists BSTAPID] } {
set _BSTAPID $BSTAPID
} else {
# See STM Document RM0033
set _BSTAPID $BSTAPID
} else {
# See STM Document RM0033
# script for stm32l
if { [info exists CHIPNAME] } {
# script for stm32l
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# Work-area is a space in RAM used for flash programming
# By default use 14kB
if { [info exists WORKAREASIZE] } {
}
# Work-area is a space in RAM used for flash programming
# By default use 14kB
if { [info exists WORKAREASIZE] } {
- set _WORKAREASIZE $WORKAREASIZE
+ set _WORKAREASIZE $WORKAREASIZE
- set _WORKAREASIZE 0x3800
+ set _WORKAREASIZE 0x3800
}
# JTAG speed should be <= F_CPU/6.
}
# JTAG speed should be <= F_CPU/6.
jtag_ntrst_delay 100
#jtag scan chain
jtag_ntrst_delay 100
#jtag scan chain
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
# See STM Document RM0038
set _CPUTAPID $CPUTAPID
} else {
# See STM Document RM0038
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
-if { [info exists BSTAPID ] } {
+if { [info exists BSTAPID] } {
# FIXME this never gets used to override defaults...
set _BSTAPID $BSTAPID
} else {
# FIXME this never gets used to override defaults...
set _BSTAPID $BSTAPID
} else {
adapter_khz 10
if { [info exists CHIPNAME] } {
adapter_khz 10
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
if { [info exists CPUTAPID] } {
}
if { [info exists CPUTAPID] } {
- set _CPUTAPID $CPUTAPID
+ set _CPUTAPID $CPUTAPID
- set _CPUTAPID 0x3f0f0f0f
+ set _CPUTAPID 0x3f0f0f0f
}
#use combined on interfaces or targets that can't set TRST/SRST separately
}
#use combined on interfaces or targets that can't set TRST/SRST separately
adapter_khz 3000
if { [info exists CHIPNAME] } {
adapter_khz 3000
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
if { [info exists CPUTAPID] } {
}
if { [info exists CPUTAPID] } {
- set _CPUTAPID $CPUTAPID
+ set _CPUTAPID $CPUTAPID
- set _CPUTAPID 0x3f0f0f0f
+ set _CPUTAPID 0x3f0f0f0f
}
#use combined on interfaces or targets that can't set TRST/SRST separately
}
#use combined on interfaces or targets that can't set TRST/SRST separately
#STR750 CPU
if { [info exists CHIPNAME] } {
#STR750 CPU
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
if { [info exists CPUTAPID] } {
}
if { [info exists CPUTAPID] } {
- set _CPUTAPID $CPUTAPID
+ set _CPUTAPID $CPUTAPID
- set _CPUTAPID 0x4f1f0041
+ set _CPUTAPID 0x4f1f0041
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm7tdmi -endian little -chain-position 0 -variant arm7tdmi
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm7tdmi -endian little -chain-position 0 -variant arm7tdmi
-$_TARGETNAME configure -event reset-start { adapter_khz 10 }
+$_TARGETNAME configure -event reset-start { adapter_khz 10 }
$_TARGETNAME configure -event reset-init {
adapter_khz 3000
$_TARGETNAME configure -event reset-init {
adapter_khz 3000
# script for str9
if { [info exists CHIPNAME] } {
# script for str9
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
if { [info exists ENDIAN] } {
}
if { [info exists ENDIAN] } {
}
# jtag speed. We need to stick to 16kHz until we've finished reset.
}
# jtag speed. We need to stick to 16kHz until we've finished reset.
#use combined on interfaces or targets that can't set TRST/SRST separately
reset_config trst_and_srst
#use combined on interfaces or targets that can't set TRST/SRST separately
reset_config trst_and_srst
-if { [info exists FLASHTAPID ] } {
+if { [info exists FLASHTAPID] } {
set _FLASHTAPID $FLASHTAPID
} else {
set _FLASHTAPID 0x04570041
}
jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0x1 -expected-id $_FLASHTAPID
set _FLASHTAPID $FLASHTAPID
} else {
set _FLASHTAPID 0x04570041
}
jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0x1 -expected-id $_FLASHTAPID
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966041
}
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x25966041
}
-jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
+jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
-if { [info exists BSTAPID ] } {
+if { [info exists BSTAPID] } {
set _BSTAPID $BSTAPID
} else {
set _BSTAPID 0x1457f041
}
set _BSTAPID $BSTAPID
} else {
set _BSTAPID 0x1457f041
}
-jtag newtap $_CHIPNAME bs -irlen 5 -ircapture 0x1 -irmask 0x1 -expected-id $_BSTAPID
+jtag newtap $_CHIPNAME bs -irlen 5 -ircapture 0x1 -irmask 0x1 -expected-id $_BSTAPID
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm966e -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm966e
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm966e -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm966e
-# Texas Instruments DaVinci family: TMS320DM355
+# Texas Instruments DaVinci family: TMS320DM355
#
if { [info exists CHIPNAME] } {
#
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# TI boards default to EMU0/EMU1 *high* -- ARM and ETB are *disabled*
}
# TI boards default to EMU0/EMU1 *high* -- ARM and ETB are *disabled*
source [find target/icepick.cfg]
#
source [find target/icepick.cfg]
#
-# Also note: when running without RTCK before the PLLs are set up, you
+# Also note: when running without RTCK before the PLLs are set up, you
# may need to slow the JTAG clock down quite a lot (under 2 MHz).
#
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
# may need to slow the JTAG clock down quite a lot (under 2 MHz).
#
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
-if { [info exists ETB_TAPID ] } {
+if { [info exists ETB_TAPID] } {
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
"icepick_c_tapenable $_CHIPNAME.jrc 1"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
"icepick_c_tapenable $_CHIPNAME.jrc 1"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
-if { [info exists CPU_TAPID ] } {
+if { [info exists CPU_TAPID] } {
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x07926001
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x07926001
"icepick_c_tapenable $_CHIPNAME.jrc 0"
# Primary TAP: ICEpick (JTAG route controller) and boundary scan
"icepick_c_tapenable $_CHIPNAME.jrc 0"
# Primary TAP: ICEpick (JTAG route controller) and boundary scan
-if { [info exists JRC_TAPID ] } {
+if { [info exists JRC_TAPID] } {
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b73b02f
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b73b02f
source [find target/davinci.cfg]
################
source [find target/davinci.cfg]
################
-# GDB target: the ARM, using SRAM1 for scratch. SRAM0 (also 16K)
+# GDB target: the ARM, using SRAM1 for scratch. SRAM0 (also 16K)
# and the ETB memory (4K) are other options, while trace is unused.
set _TARGETNAME $_CHIPNAME.arm
# and the ETB memory (4K) are other options, while trace is unused.
set _TARGETNAME $_CHIPNAME.arm
-# Texas Instruments DaVinci family: TMS320DM365
+# Texas Instruments DaVinci family: TMS320DM365
#
if { [info exists CHIPNAME] } {
#
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# TI boards default to EMU0/EMU1 *high* -- ARM and ETB are *disabled*
}
# TI boards default to EMU0/EMU1 *high* -- ARM and ETB are *disabled*
source [find target/icepick.cfg]
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
source [find target/icepick.cfg]
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
-if { [info exists ETB_TAPID ] } {
+if { [info exists ETB_TAPID] } {
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
"icepick_c_tapenable $_CHIPNAME.jrc 1"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
"icepick_c_tapenable $_CHIPNAME.jrc 1"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
-if { [info exists CPU_TAPID ] } {
+if { [info exists CPU_TAPID] } {
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x0792602f
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x0792602f
"icepick_c_tapenable $_CHIPNAME.jrc 0"
# Primary TAP: ICEpick (JTAG route controller) and boundary scan
"icepick_c_tapenable $_CHIPNAME.jrc 0"
# Primary TAP: ICEpick (JTAG route controller) and boundary scan
-if { [info exists JRC_TAPID ] } {
+if { [info exists JRC_TAPID] } {
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b83e02f
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b83e02f
source [find target/davinci.cfg]
################
source [find target/davinci.cfg]
################
-# GDB target: the ARM, using SRAM1 for scratch. SRAM0 (also 16K)
+# GDB target: the ARM, using SRAM1 for scratch. SRAM0 (also 16K)
# and the ETB memory (4K) are other options, while trace is unused.
set _TARGETNAME $_CHIPNAME.arm
# and the ETB memory (4K) are other options, while trace is unused.
set _TARGETNAME $_CHIPNAME.arm
-# Texas Instruments DaVinci family: TMS320DM6446
+# Texas Instruments DaVinci family: TMS320DM6446
#
if { [info exists CHIPNAME] } {
#
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# TI boards default to EMU0/EMU1 *high* -- ARM and ETB are *disabled*
}
# TI boards default to EMU0/EMU1 *high* -- ARM and ETB are *disabled*
"icepick_c_tapenable $_CHIPNAME.jrc 2"
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
"icepick_c_tapenable $_CHIPNAME.jrc 2"
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
-if { [info exists ETB_TAPID ] } {
+if { [info exists ETB_TAPID] } {
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
set _ETB_TAPID $ETB_TAPID
} else {
set _ETB_TAPID 0x2b900f0f
"icepick_c_tapenable $_CHIPNAME.jrc 1"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
"icepick_c_tapenable $_CHIPNAME.jrc 1"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
-if { [info exists CPU_TAPID ] } {
+if { [info exists CPU_TAPID] } {
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x07926001
set _CPU_TAPID $CPU_TAPID
} else {
set _CPU_TAPID 0x07926001
"icepick_c_tapenable $_CHIPNAME.jrc 0"
# Primary TAP: ICEpick-C (JTAG route controller) and boundary scan
"icepick_c_tapenable $_CHIPNAME.jrc 0"
# Primary TAP: ICEpick-C (JTAG route controller) and boundary scan
-if { [info exists JRC_TAPID ] } {
+if { [info exists JRC_TAPID] } {
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b70002f
set _JRC_TAPID $JRC_TAPID
} else {
set _JRC_TAPID 0x0b70002f
"jtag tapenable $_CHIPNAME.etb; jtag tapenable $_CHIPNAME.arm"
################
"jtag tapenable $_CHIPNAME.etb; jtag tapenable $_CHIPNAME.arm"
################
-# GDB target: the ARM, using SRAM1 for scratch. SRAM0 (also 8K)
+# GDB target: the ARM, using SRAM1 for scratch. SRAM0 (also 8K)
# and the ETB memory (4K) are other options, while trace is unused.
# Little-endian; use the OpenOCD default.
set _TARGETNAME $_CHIPNAME.arm
# and the ETB memory (4K) are other options, while trace is unused.
# Little-endian; use the OpenOCD default.
set _TARGETNAME $_CHIPNAME.arm
######################################
if { [info exists CHIPNAME] } {
######################################
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# Toshiba TMPA900 series MCUs are always little endian as per datasheet.
set _ENDIAN little
}
# Toshiba TMPA900 series MCUs are always little endian as per datasheet.
set _ENDIAN little
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926031
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926031
######################################
if { [info exists CHIPNAME] } {
######################################
if { [info exists CHIPNAME] } {
- set _CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
}
# Toshiba TMPA910 series MCUs are always little endian as per datasheet.
set _ENDIAN little
}
# Toshiba TMPA910 series MCUs are always little endian as per datasheet.
set _ENDIAN little
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926031
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x07926031
}
proc ocd_gdb_restart {target_id} {
}
proc ocd_gdb_restart {target_id} {
global _SMP
targets $_TARGETNAME_1
if { [expr ($_SMP == 1)] } {
global _SMP
targets $_TARGETNAME_1
if { [expr ($_SMP == 1)] } {
- global _TARGETNAME_1
- global _TARGETNAME_2
+ global _TARGETNAME_1
+ global _TARGETNAME_2
targets $_TARGETNAME_1
echo "$_TARGETNAME_1"
set pc1 [reg pc]
set stck1 [reg sp_svc]
targets $_TARGETNAME_1
echo "$_TARGETNAME_1"
set pc1 [reg pc]
set stck1 [reg sp_svc]
echo "$_TARGETNAME_1"
set pc2 [reg pc]
set stck2 [reg sp_svc]
echo "$_TARGETNAME_1"
set pc2 [reg pc]
set stck2 [reg sp_svc]
set result 1
set i 0
irscan $_CHIPNAME.jrc 0x3a
set result 1
set i 0
irscan $_CHIPNAME.jrc 0x3a
- drscan $_CHIPNAME.jrc 4 0
- set pwrsts [drscan $_CHIPNAME.jrc 16 0]
+ drscan $_CHIPNAME.jrc 4 0
+ set pwrsts [drscan $_CHIPNAME.jrc 16 0]
set pwrsts [expr (0x$pwrsts & 0xc)]
while {[string equal "4" $pwrsts] && $i<20} {
irscan $_CHIPNAME.jrc 0x3a
set pwrsts [expr (0x$pwrsts & 0xc)]
while {[string equal "4" $pwrsts] && $i<20} {
irscan $_CHIPNAME.jrc 0x3a
- drscan $_CHIPNAME.jrc 4 0;
- set pwrsts [drscan $_CHIPNAME.jrc 16 0]
+ drscan $_CHIPNAME.jrc 4 0;
+ set pwrsts [drscan $_CHIPNAME.jrc 16 0]
set pwrsts [expr (0x$pwrsts & 0xc)]
if {![string equal "4" $pwrsts]} {
set result 1
set pwrsts [expr (0x$pwrsts & 0xc)]
if {![string equal "4" $pwrsts]} {
set result 1
- if {[poll_pwrsts]==1} {
+ if {[poll_pwrsts]==1} {
halt
} else {
echo "halt failed : target in retention"
halt
} else {
echo "halt failed : target in retention"
- global _CHIPNAME
- global _TARGETNAME_2
+ global _CHIPNAME
+ global _TARGETNAME_2
global _TARGETNAME_1
poll off
irscan $_CHIPNAME.jrc 0x3e
global _TARGETNAME_1
poll off
irscan $_CHIPNAME.jrc 0x3e
- drscan $_CHIPNAME.jrc 8 0xcf
+ drscan $_CHIPNAME.jrc 8 0xcf
jtag tapenable $_CHIPNAME.dap
irscan $_CHIPNAME.jrc 0x6
drscan $_CHIPNAME.jrc 32 0
jtag tapenable $_CHIPNAME.dap
irscan $_CHIPNAME.jrc 0x6
drscan $_CHIPNAME.jrc 32 0
tcl_port 5555
telnet_port 4444
gdb_port 3333
tcl_port 5555
telnet_port 4444
gdb_port 3333
if { [info exists CHIPNAME] } {
if { [info exists CHIPNAME] } {
-global _CHIPNAME
- set _CHIPNAME $CHIPNAME
+global _CHIPNAME
+ set _CHIPNAME $CHIPNAME
-global _CHIPNAME
- set _CHIPNAME u8500
+global _CHIPNAME
+ set _CHIPNAME u8500
-if { [info exists ENDIAN] } {
- set _ENDIAN $ENDIAN
-} else {
+if { [info exists ENDIAN] } {
+ set _ENDIAN $ENDIAN
+} else {
# this defaults to a bigendian
# this defaults to a bigendian
}
# Subsidiary TAP: APE with scan chains for ARM Debug, EmbeddedICE-RT,
}
# Subsidiary TAP: APE with scan chains for ARM Debug, EmbeddedICE-RT,
-if { [info exists CPUTAPID ] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x4ba00477
#CLTAPC TAP JRC equivalent
#CLTAPC TAP JRC equivalent
-if { [info exists CLTAPC_ID ] } {
+if { [info exists CLTAPC_ID] } {
set _CLTAPC_ID $CLTAPC_ID
} else {
set _CLTAPC_ID 0x22286041
set _CLTAPC_ID $CLTAPC_ID
} else {
set _CLTAPC_ID 0x22286041
jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x6 -irmask 0xf -expected-id $_CLTAPC_ID -ignore-version
jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x6 -irmask 0xf -expected-id $_CLTAPC_ID -ignore-version
-if { ![info exists TARGETNAME_1 ] } {
-global _TARGETNAME_1
+if { ![info exists TARGETNAME_1] } {
+global _TARGETNAME_1
set _TARGETNAME_1 $_CHIPNAME.cpu1
} else {
set _TARGETNAME_1 $_CHIPNAME.cpu1
} else {
set _TARGETNAME_1 $TARGETNAME_1
}
set _TARGETNAME_1 $TARGETNAME_1
}
-if { [info exists DAP_DBG1] } {
+if { [info exists DAP_DBG1] } {
set _DAP_DBG1 $DAP_DBG1
} else {
set _DAP_DBG1 0x801A8000
}
set _DAP_DBG1 $DAP_DBG1
} else {
set _DAP_DBG1 0x801A8000
}
-if { [info exists DAP_DBG2] } {
+if { [info exists DAP_DBG2] } {
set _DAP_DBG2 $DAP_DBG2
} else {
set _DAP_DBG2 0x801AA000
set _DAP_DBG2 $DAP_DBG2
} else {
set _DAP_DBG2 0x801AA000
-if { ![info exists TARGETNAME_2 ] } {
-global _TARGETNAME_2
+if { ![info exists TARGETNAME_2] } {
+global _TARGETNAME_2
set _TARGETNAME_2 $_CHIPNAME.cpu2
} else {
set _TARGETNAME_2 $_CHIPNAME.cpu2
} else {
set _TARGETNAME_2 $TARGETNAME_2
}
set _TARGETNAME_2 $TARGETNAME_2
}
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)
Code Review / openocd.git / commitdiff