Remove misleading typedef and redundant suffix from struct reg_param.
24 files changed:
uint32_t buffer_size = 7000;
working_area_t *source;
uint32_t address = bank->base + offset;
uint32_t buffer_size = 7000;
working_area_t *source;
uint32_t address = bank->base + offset;
- reg_param_t reg_params[6];
+ struct reg_param reg_params[6];
armv4_5_algorithm_t armv4_5_info;
int retval = ERROR_OK;
armv4_5_algorithm_t armv4_5_info;
int retval = ERROR_OK;
target_t *target = nand->target;
armv4_5_algorithm_t algo;
armv4_5_common_t *armv4_5 = target->arch_info;
target_t *target = nand->target;
armv4_5_algorithm_t algo;
armv4_5_common_t *armv4_5 = target->arch_info;
- reg_param_t reg_params[3];
+ struct reg_param reg_params[3];
uint32_t target_buf;
uint32_t exit = 0;
int retval;
uint32_t target_buf;
uint32_t exit = 0;
int retval;
{
struct cfi_flash_bank *cfi_info = bank->driver_priv;
target_t *target = bank->target;
{
struct cfi_flash_bank *cfi_info = bank->driver_priv;
target_t *target = bank->target;
- reg_param_t reg_params[7];
+ struct reg_param reg_params[7];
armv4_5_algorithm_t armv4_5_info;
working_area_t *source;
uint32_t buffer_size = 32768;
armv4_5_algorithm_t armv4_5_info;
working_area_t *source;
uint32_t buffer_size = 32768;
struct cfi_flash_bank *cfi_info = bank->driver_priv;
struct cfi_spansion_pri_ext *pri_ext = cfi_info->pri_ext;
target_t *target = bank->target;
struct cfi_flash_bank *cfi_info = bank->driver_priv;
struct cfi_spansion_pri_ext *pri_ext = cfi_info->pri_ext;
target_t *target = bank->target;
- reg_param_t reg_params[10];
+ struct reg_param reg_params[10];
armv4_5_algorithm_t armv4_5_info;
working_area_t *source;
uint32_t buffer_size = 32768;
armv4_5_algorithm_t armv4_5_info;
working_area_t *source;
uint32_t buffer_size = 32768;
{
target_t *target = info->target;
{
target_t *target = info->target;
- reg_param_t reg_params[3];
+ struct reg_param reg_params[3];
armv4_5_algorithm_t armv4_5_info;
armv4_5_info.common_magic = ARMV4_5_COMMON_MAGIC;
armv4_5_info.core_mode = ARMV4_5_MODE_SVC;
armv4_5_algorithm_t armv4_5_info;
armv4_5_info.common_magic = ARMV4_5_COMMON_MAGIC;
armv4_5_info.core_mode = ARMV4_5_MODE_SVC;
struct lpc2000_flash_bank *lpc2000_info = bank->driver_priv;
target_t *target = bank->target;
struct mem_param mem_params[2];
struct lpc2000_flash_bank *lpc2000_info = bank->driver_priv;
target_t *target = bank->target;
struct mem_param mem_params[2];
- reg_param_t reg_params[5];
+ struct reg_param reg_params[5];
armv4_5_algorithm_t armv4_5_info; /* for LPC2000 */
armv7m_algorithm_t armv7m_info; /* for LPC1700 */
uint32_t status_code;
armv4_5_algorithm_t armv4_5_info; /* for LPC2000 */
armv7m_algorithm_t armv7m_info; /* for LPC1700 */
uint32_t status_code;
- reg_param_t reg_params[5];
+ struct reg_param reg_params[5];
armv4_5_algorithm_t armv4_5_info;
/* We can use target mode. Download the algorithm. */
armv4_5_algorithm_t armv4_5_info;
/* We can use target mode. Download the algorithm. */
working_area_t *source;
working_area_t *write_algorithm;
uint32_t address = bank->base + offset;
working_area_t *source;
working_area_t *write_algorithm;
uint32_t address = bank->base + offset;
- reg_param_t reg_params[3];
+ struct reg_param reg_params[3];
armv7m_algorithm_t armv7m_info;
int retval = ERROR_OK;
armv7m_algorithm_t armv7m_info;
int retval = ERROR_OK;
uint32_t buffer_size = 16384;
working_area_t *source;
uint32_t address = bank->base + offset;
uint32_t buffer_size = 16384;
working_area_t *source;
uint32_t address = bank->base + offset;
- reg_param_t reg_params[4];
+ struct reg_param reg_params[4];
armv7m_algorithm_t armv7m_info;
int retval = ERROR_OK;
armv7m_algorithm_t armv7m_info;
int retval = ERROR_OK;
uint32_t buffer_size = 8192;
working_area_t *source;
uint32_t address = bank->base + offset;
uint32_t buffer_size = 8192;
working_area_t *source;
uint32_t address = bank->base + offset;
- reg_param_t reg_params[6];
+ struct reg_param reg_params[6];
armv4_5_algorithm_t armv4_5_info;
int retval = ERROR_OK;
armv4_5_algorithm_t armv4_5_info;
int retval = ERROR_OK;
uint32_t buffer_size = 8192;
working_area_t *source;
uint32_t address = bank->base + offset;
uint32_t buffer_size = 8192;
working_area_t *source;
uint32_t address = bank->base + offset;
- reg_param_t reg_params[4];
+ struct reg_param reg_params[4];
armv4_5_algorithm_t armv4_5_info;
int retval = ERROR_OK;
armv4_5_algorithm_t armv4_5_info;
int retval = ERROR_OK;
-void init_reg_param(reg_param_t *param, char *reg_name, uint32_t size, enum param_direction direction)
+void init_reg_param(struct reg_param *param, char *reg_name, uint32_t size, enum param_direction direction)
{
param->reg_name = reg_name;
param->size = size;
{
param->reg_name = reg_name;
param->size = size;
param->direction = direction;
}
param->direction = direction;
}
-void destroy_reg_param(reg_param_t *param)
+void destroy_reg_param(struct reg_param *param)
{
free(param->value);
param->value = NULL;
{
free(param->value);
param->value = NULL;
enum param_direction direction;
};
enum param_direction direction;
};
-typedef struct reg_param_s
{
char *reg_name;
uint32_t size;
uint8_t *value;
enum param_direction direction;
{
char *reg_name;
uint32_t size;
uint8_t *value;
enum param_direction direction;
void init_mem_param(struct mem_param *param,
uint32_t address, uint32_t size, enum param_direction dir);
void destroy_mem_param(struct mem_param *param);
void init_mem_param(struct mem_param *param,
uint32_t address, uint32_t size, enum param_direction dir);
void destroy_mem_param(struct mem_param *param);
-void init_reg_param(reg_param_t *param,
+void init_reg_param(struct reg_param *param,
char *reg_name, uint32_t size, enum param_direction dir);
char *reg_name, uint32_t size, enum param_direction dir);
-void destroy_reg_param(reg_param_t *param);
+void destroy_reg_param(struct reg_param *param);
/* target algorithm support */
static int arm11_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
/* target algorithm support */
static int arm11_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
- int num_reg_params, reg_param_t *reg_params,
+ int num_reg_params, struct reg_param *reg_params,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info)
{
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info)
{
-int armv4_5_run_algorithm_inner(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, reg_param_t *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info, int (*run_it)(struct target_s *target, uint32_t exit_point, int timeout_ms, void *arch_info));
+int armv4_5_run_algorithm_inner(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, struct reg_param *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info, int (*run_it)(struct target_s *target, uint32_t exit_point, int timeout_ms, void *arch_info));
int arm7_9_bulk_write_memory(target_t *target, uint32_t address, uint32_t count, uint8_t *buffer)
{
int arm7_9_bulk_write_memory(target_t *target, uint32_t address, uint32_t count, uint8_t *buffer)
{
}
armv4_5_algorithm_t armv4_5_info;
}
armv4_5_algorithm_t armv4_5_info;
- reg_param_t reg_params[1];
+ struct reg_param reg_params[1];
armv4_5_info.common_magic = ARMV4_5_COMMON_MAGIC;
armv4_5_info.core_mode = ARMV4_5_MODE_SVC;
armv4_5_info.common_magic = ARMV4_5_COMMON_MAGIC;
armv4_5_info.core_mode = ARMV4_5_MODE_SVC;
{
working_area_t *crc_algorithm;
armv4_5_algorithm_t armv4_5_info;
{
working_area_t *crc_algorithm;
armv4_5_algorithm_t armv4_5_info;
- reg_param_t reg_params[2];
+ struct reg_param reg_params[2];
int retval;
static const uint32_t arm7_9_crc_code[] = {
int retval;
static const uint32_t arm7_9_crc_code[] = {
int arm7_9_blank_check_memory(struct target_s *target, uint32_t address, uint32_t count, uint32_t* blank)
{
working_area_t *erase_check_algorithm;
int arm7_9_blank_check_memory(struct target_s *target, uint32_t address, uint32_t count, uint32_t* blank)
{
working_area_t *erase_check_algorithm;
- reg_param_t reg_params[3];
+ struct reg_param reg_params[3];
armv4_5_algorithm_t armv4_5_info;
int retval;
uint32_t i;
armv4_5_algorithm_t armv4_5_info;
int retval;
uint32_t i;
int arm7_9_checksum_memory(struct target_s *target, uint32_t address, uint32_t count, uint32_t* checksum);
int arm7_9_blank_check_memory(struct target_s *target, uint32_t address, uint32_t count, uint32_t* blank);
int arm7_9_checksum_memory(struct target_s *target, uint32_t address, uint32_t count, uint32_t* checksum);
int arm7_9_blank_check_memory(struct target_s *target, uint32_t address, uint32_t count, uint32_t* blank);
-int arm7_9_run_algorithm(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_prams, reg_param_t *reg_param, uint32_t entry_point, void *arch_info);
+int arm7_9_run_algorithm(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_prams, struct reg_param *reg_param, uint32_t entry_point, void *arch_info);
int arm7_9_add_breakpoint(struct target_s *target, breakpoint_t *breakpoint);
int arm7_9_remove_breakpoint(struct target_s *target, breakpoint_t *breakpoint);
int arm7_9_add_breakpoint(struct target_s *target, breakpoint_t *breakpoint);
int arm7_9_remove_breakpoint(struct target_s *target, breakpoint_t *breakpoint);
-int armv4_5_run_algorithm_inner(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, reg_param_t *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info, int (*run_it)(struct target_s *target, uint32_t exit_point, int timeout_ms, void *arch_info))
+int armv4_5_run_algorithm_inner(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, struct reg_param *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info, int (*run_it)(struct target_s *target, uint32_t exit_point, int timeout_ms, void *arch_info))
{
struct armv4_5_common_s *armv4_5 = target_to_armv4_5(target);
armv4_5_algorithm_t *armv4_5_algorithm_info = arch_info;
{
struct armv4_5_common_s *armv4_5 = target_to_armv4_5(target);
armv4_5_algorithm_t *armv4_5_algorithm_info = arch_info;
-int armv4_5_run_algorithm(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, reg_param_t *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info)
+int armv4_5_run_algorithm(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, struct reg_param *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info)
{
return armv4_5_run_algorithm_inner(target, num_mem_params, mem_params, num_reg_params, reg_params, entry_point, exit_point, timeout_ms, arch_info, armv4_5_run_algorithm_completion);
}
{
return armv4_5_run_algorithm_inner(target, num_mem_params, mem_params, num_reg_params, reg_params, entry_point, exit_point, timeout_ms, arch_info, armv4_5_run_algorithm_completion);
}
int armv4_5_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
int armv4_5_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
- int num_reg_params, reg_param_t *reg_params,
+ int num_reg_params, struct reg_param *reg_params,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
/** Runs a Thumb algorithm in the target. */
int armv7m_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
/** Runs a Thumb algorithm in the target. */
int armv7m_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
- int num_reg_params, reg_param_t *reg_params,
+ int num_reg_params, struct reg_param *reg_params,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info)
{
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info)
{
{
working_area_t *crc_algorithm;
armv7m_algorithm_t armv7m_info;
{
working_area_t *crc_algorithm;
armv7m_algorithm_t armv7m_info;
- reg_param_t reg_params[2];
+ struct reg_param reg_params[2];
int retval;
static const uint16_t cortex_m3_crc_code[] = {
int retval;
static const uint16_t cortex_m3_crc_code[] = {
uint32_t address, uint32_t count, uint32_t* blank)
{
working_area_t *erase_check_algorithm;
uint32_t address, uint32_t count, uint32_t* blank)
{
working_area_t *erase_check_algorithm;
- reg_param_t reg_params[3];
+ struct reg_param reg_params[3];
armv7m_algorithm_t armv7m_info;
int retval;
uint32_t i;
armv7m_algorithm_t armv7m_info;
int retval;
uint32_t i;
int armv7m_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
int armv7m_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
- int num_reg_params, reg_param_t *reg_params,
+ int num_reg_params, struct reg_param *reg_params,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
-int mips32_run_algorithm(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, reg_param_t *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info)
+int mips32_run_algorithm(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, struct reg_param *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info)
{
/*TODO*/
return ERROR_OK;
{
/*TODO*/
return ERROR_OK;
int mips32_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
int mips32_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
- int num_reg_params, reg_param_t *reg_params,
+ int num_reg_params, struct reg_param *reg_params,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
return target->type->soft_reset_halt_imp(target);
}
return target->type->soft_reset_halt_imp(target);
}
-static int target_run_algorithm_imp(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, reg_param_t *reg_param, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info)
+static int target_run_algorithm_imp(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, struct reg_param *reg_param, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info)
{
if (!target_was_examined(target))
{
{
if (!target_was_examined(target))
{
int target_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
int target_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
- int num_reg_params, reg_param_t *reg_param,
+ int num_reg_params, struct reg_param *reg_param,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info)
{
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info)
{
*/
int target_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
*/
int target_run_algorithm(struct target_s *target,
int num_mem_params, struct mem_param *mem_params,
- int num_reg_params, reg_param_t *reg_param,
+ int num_reg_params, struct reg_param *reg_param,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
int (*remove_watchpoint)(struct target_s *target, watchpoint_t *watchpoint);
/* target algorithm support */
int (*remove_watchpoint)(struct target_s *target, watchpoint_t *watchpoint);
/* target algorithm support */
- int (*run_algorithm_imp)(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, reg_param_t *reg_param, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info);
+ int (*run_algorithm_imp)(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, struct reg_param *reg_param, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info);
/**
* Target algorithm support. Do @b not call this method directly,
* use target_run_algorithm() instead.
*/
/**
* Target algorithm support. Do @b not call this method directly,
* use target_run_algorithm() instead.
*/
- int (*run_algorithm)(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, reg_param_t *reg_param, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info);
+ int (*run_algorithm)(struct target_s *target, int num_mem_params, struct mem_param *mem_params, int num_reg_params, struct reg_param *reg_param, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info);
int (*register_commands)(struct command_context_s *cmd_ctx);
int (*register_commands)(struct command_context_s *cmd_ctx);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)