cfg: add stlink pseudo stm32 targets
authorSpencer Oliver <spen@spen-soft.co.uk>
Wed, 4 Jan 2012 21:48:21 +0000 (21:48 +0000)
committerSpencer Oliver <spen@spen-soft.co.uk>
Mon, 9 Jan 2012 09:49:01 +0000 (09:49 +0000)
Change-Id: I71253c2090162b1214bbbb37396735bb9128f920
Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
Reviewed-on: http://openocd.zylin.com/334
Tested-by: jenkins
Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
tcl/board/stm32f4discovery.cfg [new file with mode: 0644]
tcl/target/stm32_stlink.cfg [new file with mode: 0644]
tcl/target/stm32f1x_stlink.cfg [new file with mode: 0644]
tcl/target/stm32f2x_stlink.cfg
tcl/target/stm32f4x_stlink.cfg [new file with mode: 0644]
tcl/target/stm32lx_stlink.cfg [new file with mode: 0644]

diff --git a/tcl/board/stm32f4discovery.cfg b/tcl/board/stm32f4discovery.cfg
new file mode 100644 (file)
index 0000000..33bcaa6
--- /dev/null
@@ -0,0 +1,6 @@
+# This is an STM32F4 discovery board with a single STM32F407VGT6 chip.
+# http://www.st.com/internet/evalboard/product/252419.jsp
+
+source [find interface/stlink-usb.cfg]
+
+source [find target/stm32f4x_stlink.cfg]
diff --git a/tcl/target/stm32_stlink.cfg b/tcl/target/stm32_stlink.cfg
new file mode 100644 (file)
index 0000000..7af07ce
--- /dev/null
@@ -0,0 +1,31 @@
+#
+# stm32 stlink pseudo target
+#
+
+if { [info exists CHIPNAME] } {
+   set _CHIPNAME $CHIPNAME
+} else {
+   set _CHIPNAME stm32f1x
+}
+
+# Work-area is a space in RAM used for flash programming
+# By default use 16kB
+if { [info exists WORKAREASIZE] } {
+   set _WORKAREASIZE $WORKAREASIZE
+} else {
+   set _WORKAREASIZE 0x4000
+}
+
+if { [info exists CPUTAPID] } {
+   set _CPUTAPID $CPUTAPID
+} else {
+   # this is the SW-DP tap id not the jtag tap id
+   set _CPUTAPID 0x1ba01477
+}
+
+stlink newtap $_CHIPNAME cpu -expected-id $_CPUTAPID
+
+set _TARGETNAME $_CHIPNAME.cpu
+target create $_TARGETNAME stm32_stlink -chain-position $_TARGETNAME
+
+$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
diff --git a/tcl/target/stm32f1x_stlink.cfg b/tcl/target/stm32f1x_stlink.cfg
new file mode 100644 (file)
index 0000000..67dfb7b
--- /dev/null
@@ -0,0 +1,12 @@
+#
+# STM32f1x stlink pseudo target
+#
+
+set CHIPNAME stm32f1x
+set CPUTAPID 0x1ba01477
+set WORKAREASIZE 0x4000
+
+source [find target/stm32_stlink.cfg]
+
+set _FLASHNAME $_CHIPNAME.flash
+flash bank $_FLASHNAME stm32f1x 0 0 0 0 $_TARGETNAME
index bb113e04e98495e4119e82b18e901b1adbf851f5..9c4e6fecdece6a42fe7763c638f071503ce8e65c 100644 (file)
@@ -1,32 +1,12 @@
 #
+# STM32f2x stlink pseudo target
 #
-#
-if { [info exists CHIPNAME] } {
-   set _CHIPNAME $CHIPNAME
-} else {
-   set _CHIPNAME stm32
-}
-
-# Work-area is a space in RAM used for flash programming
-# By default use 64kB
-if { [info exists WORKAREASIZE] } {
-   set _WORKAREASIZE $WORKAREASIZE
-} else {
-   set _WORKAREASIZE 0x10000
-}
-
-if { [info exists CPUTAPID] } {
-   set _CPUTAPID $CPUTAPID
-} else {
-   set _CPUTAPID 0x2ba01477
-}
-
-stlink newtap $_CHIPNAME cpu -expected-id $_CPUTAPID
 
-set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME stm32_stlink -chain-position $_TARGETNAME
+set CHIPNAME stm32f2x
+set CPUTAPID 0x2ba01477
+set WORKAREASIZE 0x10000
 
-$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
+source [find target/stm32_stlink.cfg]
 
 set _FLASHNAME $_CHIPNAME.flash
-flash bank $_FLASHNAME stm32f2x 0x08000000 0 0 0 $_TARGETNAME
+flash bank $_FLASHNAME stm32f2x 0 0 0 0 $_TARGETNAME
diff --git a/tcl/target/stm32f4x_stlink.cfg b/tcl/target/stm32f4x_stlink.cfg
new file mode 100644 (file)
index 0000000..ec5fb9e
--- /dev/null
@@ -0,0 +1,13 @@
+#
+# STM32f4x stlink pseudo target
+#
+
+set CHIPNAME stm32f4x
+set CPUTAPID 0x2ba01477
+set WORKAREASIZE 0x10000
+
+source [find target/stm32_stlink.cfg]
+
+# stm32f4x family uses stm32f2x driver
+set _FLASHNAME $_CHIPNAME.flash
+flash bank $_FLASHNAME stm32f2x 0 0 0 0 $_TARGETNAME
diff --git a/tcl/target/stm32lx_stlink.cfg b/tcl/target/stm32lx_stlink.cfg
new file mode 100644 (file)
index 0000000..26bd68c
--- /dev/null
@@ -0,0 +1,12 @@
+#
+# STM32lx stlink pseudo target
+#
+
+set CHIPNAME stm32lx
+set CPUTAPID 0x4ba00477
+set WORKAREASIZE 0x3800
+
+source [find target/stm32_stlink.cfg]
+
+set _FLASHNAME $_CHIPNAME.flash
+flash bank $_FLASHNAME stm32lx 0 0 0 0 $_TARGETNAME

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)