Code Review / openocd.git / commit
? search:
summary | shortlog | log | commit | commitdiff | review | tree
(parent: e72b260) | patch
esirisc: support eSi-RISC targets 60/4660/17
authorSteven Stallion <stallion@squareup.com>
Wed, 29 Aug 2018 00:18:01 +0000 (17:18 -0700)
committerMatthias Welwarsky <matthias@welwarsky.de>
Tue, 16 Oct 2018 10:58:24 +0000 (11:58 +0100)
commit4ab75a3634901c4e3897d771e2c75a64c7353c28
tree475731fa20dae25c39a88804e894b69c69900e2ftree | snapshot
parente72b2601e71f49af10f72c4bb6220ee2061ef173commit | diff
esirisc: support eSi-RISC targets

eSi-RISC is a highly configurable microprocessor architecture for
embedded systems provided by EnSilica. This patch adds support for
32-bit targets and also includes an internal flash driver and
uC/OS-III RTOS support. This is a non-traditional target and required
a number of additional changes to support non-linear register numbers
and the 'p' packet in RTOS support for proper integration into
EnSilica's GDB port.

Change-Id: I59d5c40b3bb2ace1b1a01b2538bfab211adf113f
Signed-off-by: Steven Stallion <stallion@squareup.com>
Reviewed-on: http://openocd.zylin.com/4660
Tested-by: jenkins
Reviewed-by: Matthias Welwarsky <matthias@welwarsky.de>
17 files changed:
README diff | blob | history
doc/openocd.texi diff | blob | history
src/flash/nor/Makefile.am diff | blob | history
src/flash/nor/drivers.c diff | blob | history
src/flash/nor/esirisc_flash.c [new file with mode: 0644] blob
src/rtos/rtos_ucos_iii_stackings.c diff | blob | history
src/rtos/rtos_ucos_iii_stackings.h diff | blob | history
src/rtos/uCOS-III.c diff | blob | history
src/target/Makefile.am diff | blob | history
src/target/esirisc.c [new file with mode: 0644] blob
src/target/esirisc.h [new file with mode: 0644] blob
src/target/esirisc_jtag.c [new file with mode: 0644] blob
src/target/esirisc_jtag.h [new file with mode: 0644] blob
src/target/esirisc_regs.h [new file with mode: 0644] blob
src/target/target.c diff | blob | history
src/target/target.h diff | blob | history
tcl/target/esi32xx.cfg [new file with mode: 0644] blob
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)