dsp563xx: Adding breakpoint/watchpoint support.
[openocd.git] / src / target / dsp563xx.h
index 3258faabf760148a623d534dcb9fe821d321ebd4..446ad3f53746f13eb2c239d865cf27d439bb60dd 100644 (file)
@@ -1,5 +1,5 @@
 /***************************************************************************
- *   Copyright (C) 2009 by Mathias Kuester                                 *
+ *   Copyright (C) 2009-2011 by Mathias Kuester                            *
  *   mkdorg@users.sourceforge.net                                          *
  *                                                                         *
  *   This program is free software; you can redistribute it and/or modify  *
  *   You should have received a copy of the GNU General Public License     *
  *   along with this program; if not, write to the                         *
  *   Free Software Foundation, Inc.,                                       *
- *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
+ *   51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.           *
  ***************************************************************************/
+
 #ifndef DSP563XX_H
 #define DSP563XX_H
 
 #include <jtag/jtag.h>
+#include <target/dsp563xx_once.h>
 
-#define DSP563XX_NUMCOREREGS   44
+#define DSP563XX_NUMCOREREGS   54
+#define DSP563XX_NUMONCEREGS   25
 
-struct mcu_jtag
-{
+struct mcu_jtag {
        struct jtag_tap *tap;
 };
 
-struct dsp563xx_pipeline_context
-{
-       /* PIL Register */
-       uint32_t once_opilr;
-       /* PDB Register */
-       uint32_t once_opdbr;
+enum breakpoint_usage {
+       BPU_NONE = 0,
+       BPU_BREAKPOINT,
+       BPU_WATCHPOINT
 };
 
-struct dsp563xx_common
-{
+struct hardware_breakpoint {
+       enum breakpoint_usage used;
+};
+
+struct dsp563xx_common {
        struct mcu_jtag jtag_info;
        struct reg_cache *core_cache;
        uint32_t core_regs[DSP563XX_NUMCOREREGS];
-
-       struct dsp563xx_pipeline_context pipeline_context;
+       struct once_reg once_regs[DSP563XX_NUMONCEREGS];
 
        /* register cache to processor synchronization */
-       int (*read_core_reg) (struct target * target, int num);
-       int (*write_core_reg) (struct target * target, int num);
+       int (*read_core_reg) (struct target *target, int num);
+       int (*write_core_reg) (struct target *target, int num);
+
+       struct hardware_breakpoint hardware_breakpoint[1];
+
+       /*Were the hardware breakpoints cleared on startup?*/
+       int hardware_breakpoints_cleared;
 };
 
-struct dsp563xx_core_reg
-{
+struct dsp563xx_core_reg {
        uint32_t num;
-       char *name;
+       const char *name;
        uint32_t size;
-       uint32_t r_cmd;
-       uint32_t w_cmd;
+       uint8_t eame;
+       uint32_t instr_mask;
        struct target *target;
        struct dsp563xx_common *dsp563xx_common;
 };
@@ -66,17 +72,4 @@ static inline struct dsp563xx_common *target_to_dsp563xx(struct target *target)
        return target->arch_info;
 }
 
-int dsp563xx_write_dr_u8(struct jtag_tap *tap, uint8_t * ir_in, uint8_t ir_out,
-                        int dr_len, int rti);
-int dsp563xx_write_ir_u16(struct jtag_tap *tap, uint16_t * ir_in, uint16_t ir_out,
-                         int ir_len, int rti);
-int dsp563xx_write_dr_u16(struct jtag_tap *tap, uint16_t * ir_in, uint16_t ir_out,
-                         int dr_len, int rti);
-int dsp563xx_write_ir_u32(struct jtag_tap *tap, uint32_t * ir_in, uint32_t ir_out,
-                         int ir_len, int rti);
-int dsp563xx_write_dr_u32(struct jtag_tap *tap, uint32_t * ir_in, uint32_t ir_out,
-                         int dr_len, int rti);
-
-int dsp563xx_execute_queue(void);
-
 #endif /* DSP563XX_H */

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)