coding style: add arguments to function prototypes
[openocd.git] / src / target / arm_dpm.h
index d05c66c43220bbaaad60a55a7e1a6b5ab6c3902a..82707822b1f90cf576533568305ebf98ba1d2584 100644 (file)
@@ -62,29 +62,29 @@ struct arm_dpm {
        uint64_t didr;
 
        /** Invoke before a series of instruction operations */
-       int (*prepare)(struct arm_dpm *);
+       int (*prepare)(struct arm_dpm *dpm);
 
        /** Invoke after a series of instruction operations */
-       int (*finish)(struct arm_dpm *);
+       int (*finish)(struct arm_dpm *dpm);
 
        /** Runs one instruction. */
-       int (*instr_execute)(struct arm_dpm *, uint32_t opcode);
+       int (*instr_execute)(struct arm_dpm *dpm, uint32_t opcode);
 
        /* WRITE TO CPU */
 
        /** Runs one instruction, writing data to DCC before execution. */
-       int (*instr_write_data_dcc)(struct arm_dpm *,
+       int (*instr_write_data_dcc)(struct arm_dpm *dpm,
                        uint32_t opcode, uint32_t data);
 
-       int (*instr_write_data_dcc_64)(struct arm_dpm *,
+       int (*instr_write_data_dcc_64)(struct arm_dpm *dpm,
                        uint32_t opcode, uint64_t data);
 
        /** Runs one instruction, writing data to R0 before execution. */
-       int (*instr_write_data_r0)(struct arm_dpm *,
+       int (*instr_write_data_r0)(struct arm_dpm *dpm,
                        uint32_t opcode, uint32_t data);
 
        /** Runs one instruction, writing data to R0 before execution. */
-       int (*instr_write_data_r0_64)(struct arm_dpm *,
+       int (*instr_write_data_r0_64)(struct arm_dpm *dpm,
                        uint32_t opcode, uint64_t data);
 
        /** Optional core-specific operation invoked after CPSR writes. */
@@ -93,17 +93,17 @@ struct arm_dpm {
        /* READ FROM CPU */
 
        /** Runs one instruction, reading data from dcc after execution. */
-       int (*instr_read_data_dcc)(struct arm_dpm *,
+       int (*instr_read_data_dcc)(struct arm_dpm *dpm,
                        uint32_t opcode, uint32_t *data);
 
-       int (*instr_read_data_dcc_64)(struct arm_dpm *,
+       int (*instr_read_data_dcc_64)(struct arm_dpm *dpm,
                        uint32_t opcode, uint64_t *data);
 
        /** Runs one instruction, reading data from r0 after execution. */
-       int (*instr_read_data_r0)(struct arm_dpm *,
+       int (*instr_read_data_r0)(struct arm_dpm *dpm,
                        uint32_t opcode, uint32_t *data);
 
-       int (*instr_read_data_r0_64)(struct arm_dpm *,
+       int (*instr_read_data_r0_64)(struct arm_dpm *dpm,
                        uint32_t opcode, uint64_t *data);
 
        struct reg *(*arm_reg_current)(struct arm *arm,
@@ -117,7 +117,7 @@ struct arm_dpm {
         * must currently be disabled.  Indices 0..15 are used for
         * breakpoints; indices 16..31 are for watchpoints.
         */
-       int (*bpwp_enable)(struct arm_dpm *, unsigned index_value,
+       int (*bpwp_enable)(struct arm_dpm *dpm, unsigned index_value,
                        uint32_t addr, uint32_t control);
 
        /**
@@ -125,7 +125,7 @@ struct arm_dpm {
         * hardware control registers.  Indices are the same ones
         * accepted by bpwp_enable().
         */
-       int (*bpwp_disable)(struct arm_dpm *, unsigned index_value);
+       int (*bpwp_disable)(struct arm_dpm *dpm, unsigned index_value);
 
        /* The breakpoint and watchpoint arrays are private to the
         * DPM infrastructure.  There are nbp indices in the dbp
@@ -153,12 +153,12 @@ int arm_dpm_setup(struct arm_dpm *dpm);
 int arm_dpm_initialize(struct arm_dpm *dpm);
 
 int arm_dpm_read_reg(struct arm_dpm *dpm, struct reg *r, unsigned regnum);
-int arm_dpm_read_current_registers(struct arm_dpm *);
+int arm_dpm_read_current_registers(struct arm_dpm *dpm);
 int arm_dpm_modeswitch(struct arm_dpm *dpm, enum arm_mode mode);
 
-int arm_dpm_write_dirty_registers(struct arm_dpm *, bool bpwp);
+int arm_dpm_write_dirty_registers(struct arm_dpm *dpm, bool bpwp);
 
-void arm_dpm_report_wfar(struct arm_dpm *, uint32_t wfar);
+void arm_dpm_report_wfar(struct arm_dpm *dpm, uint32_t wfar);
 
 /* DSCR bits; see ARMv7a arch spec section C10.3.1.
  * Not all v7 bits are valid in v6.

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)