basic ARM semihosting support
[openocd.git] / src / target / arm7_9_common.c
index 255a85f57f8207e3406e3cf68d3eb4549af71531..7318b5f36867a8332af2e7cf8d86e36d4ccb9c9e 100644 (file)
@@ -36,6 +36,7 @@
 #include "etm.h"
 #include <helper/time_support.h>
 #include "arm_simulator.h"
+#include "arm_semihosting.h"
 #include "algorithm.h"
 #include "register.h"
 
@@ -915,6 +916,9 @@ int arm7_9_poll(struct target *target)
                                }
                        }
 
+                       if (arm_semihosting(target, &retval) != 0)
+                               return retval;
+
                        if ((retval = target_call_event_callbacks(target, TARGET_EVENT_HALTED)) != ERROR_OK)
                        {
                                return retval;
@@ -2814,6 +2818,39 @@ COMMAND_HANDLER(handle_arm7_9_dcc_downloads_command)
        return ERROR_OK;
 }
 
+COMMAND_HANDLER(handle_arm7_9_semihosting_command)
+{
+       struct target *target = get_current_target(CMD_CTX);
+       struct arm7_9_common *arm7_9 = target_to_arm7_9(target);
+
+       if (!is_arm7_9(arm7_9))
+       {
+               command_print(CMD_CTX, "current target isn't an ARM7/ARM9 target");
+               return ERROR_TARGET_INVALID;
+       }
+
+       if (CMD_ARGC > 0)
+       {
+               COMMAND_PARSE_ENABLE(CMD_ARGV[0], semihosting_active);
+
+               /* TODO: support other methods if vector catch is unavailable */
+               if (arm7_9->has_vector_catch) {
+                       struct reg *vector_catch = &arm7_9->eice_cache->reg_list[EICE_VEC_CATCH];
+                       if (!vector_catch->valid)
+                               embeddedice_read_reg(vector_catch);
+                       buf_set_u32(vector_catch->value, 2, 1, semihosting_active);
+                       embeddedice_store_reg(vector_catch);
+               } else if (semihosting_active) {
+                       command_print(CMD_CTX, "vector catch unavailable");
+                       semihosting_active = 0;
+               }
+       }
+
+       command_print(CMD_CTX, "semihosting is %s", (semihosting_active) ? "enabled" : "disabled");
+
+       return ERROR_OK;
+}
+
 int arm7_9_init_arch_info(struct target *target, struct arm7_9_common *arm7_9)
 {
        int retval = ERROR_OK;
@@ -2867,6 +2904,13 @@ static const struct command_registration arm7_9_any_command_handlers[] = {
                .usage = "<enable | disable>",
                .help = "use DCC downloads for larger memory writes",
        },
+       {
+               "semihosting",
+               .handler = &handle_arm7_9_semihosting_command,
+               .mode = COMMAND_EXEC,
+               .usage = "<enable | disable>",
+               .help = "activate support for semihosting operations",
+       },
        COMMAND_REGISTRATION_DONE
 };
 const struct command_registration arm7_9_command_handlers[] = {

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)