691bbbf83b2744ac0276ce422a9f7295f600f84c
[openocd.git] / tcl / target / bluenrg-x.cfg
1 #
2 # bluenrg-1/2 and bluenrg-lp devices support only SWD transports.
3 #
4
5 source [find target/swj-dp.tcl]
6 source [find mem_helper.tcl]
7
8 if { [info exists CHIPNAME] } {
9 set _CHIPNAME $CHIPNAME
10 } else {
11 set _CHIPNAME bluenrg-1
12 }
13
14 set _ENDIAN little
15
16 # Work-area is a space in RAM used for flash programming
17 # By default use 24kB-256bytes
18 if { [info exists WORKAREASIZE] } {
19 set _WORKAREASIZE $WORKAREASIZE
20 } else {
21 set _WORKAREASIZE 0x5F00
22 }
23
24 adapter speed 4000
25
26 if { [info exists CPUTAPID] } {
27 set _CPUTAPID $CPUTAPID
28 } else {
29 set _CPUTAPID 0x0bb11477
30 }
31
32 swj_newdap $_CHIPNAME cpu -expected-id $_CPUTAPID
33 dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
34
35 set _TARGETNAME $_CHIPNAME.cpu
36 set WDOG_VALUE 0
37 set WDOG_VALUE_SET 0
38
39 target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap
40
41 $_TARGETNAME configure -work-area-phys 0x20000100 -work-area-size $_WORKAREASIZE -work-area-backup 0
42
43 # flash size will be probed
44 set _FLASHNAME $_CHIPNAME.flash
45 flash bank $_FLASHNAME bluenrg-x 0 0 0 0 $_TARGETNAME
46
47 # In BlueNRG-X reset pin is actually a shutdown (power-off), so define reset as none
48 reset_config none
49
50 if {![using_hla]} {
51 # if srst is not fitted use SYSRESETREQ to
52 # perform a soft reset
53 cortex_m reset_config sysresetreq
54 }
55
56 $_TARGETNAME configure -event halted {
57 global WDOG_VALUE
58 global WDOG_VALUE_SET
59 set _JTAG_IDCODE [mrw 0x40000004]
60 if {$_JTAG_IDCODE != 0x0201E041} {
61 # Stop watchdog during halt, if enabled. Only Bluenrg-1/2
62 set WDOG_VALUE [mrw 0x40700008]
63 if [expr ($WDOG_VALUE & (1 << 1))] {
64 set WDOG_VALUE_SET 1
65 mww 0x40700008 [expr ($WDOG_VALUE & 0xFFFFFFFD)]
66 }
67 }
68 }
69 $_TARGETNAME configure -event resumed {
70 global WDOG_VALUE
71 global WDOG_VALUE_SET
72 set _JTAG_IDCODE [mrw 0x40000004]
73 if {$_JTAG_IDCODE != 0x0201E041} {
74 if [expr $WDOG_VALUE_SET] {
75 # Restore watchdog enable value after resume. Only Bluenrg-1/2
76 mww 0x40700008 $WDOG_VALUE
77 set WDOG_VALUE_SET 0
78 }
79 }
80 }

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)