eb1c4b02ce6d569e139d404f98f2410aad89fb8e
[openocd.git] / tcl / chip / st / spear / spear3xx_ddr.tcl
1 # Init scripts to configure DDR controller of SPEAr3xx
2 # http://www.st.com/spear
3 # Original values taken from XLoader source code
4 #
5 # Date: 2010-09-23
6 # Author: Antonio Borneo <borneo.antonio@gmail.com>
7
8
9 proc sp3xx_ddr_init {ddr_type} {
10 if { $ddr_type == "mt47h64m16_3_333_cl5_async" } {
11 ddr_spr3xx_mt47h64m16_3_333_cl5_async
12 set ddr_size 0x08000000
13 ## add here new DDR chip definition. Prototype:
14 #} elseif { $ddr_type == "?????" } {
15 # ?????
16 # set ddr_size 0x?????
17 } else {
18 error "sp3xx_ddr_init: unrecognized DDR type "$ddr_type
19 }
20
21 # Check for single/double memory chip
22 # DDR starts at address 0x00000000
23 mww $ddr_size 0x87654321
24 mww 0x00000000 0x12345678
25 if {[expr [mrw 0x00000000] == 0x12345678 && [mrw $ddr_size] == 0x87654321]} {
26 puts [format \
27 "Double chip DDR memory. Total memory size 0x%08x byte" \
28 [expr 2 * $ddr_size]]
29 } else {
30 puts [format \
31 "Single chip DDR memory. Memory size 0x%08x byte" \
32 $ddr_size]
33 }
34 }
35
36
37 # from Xloader file ddr/spr300_mt47h64m16_3_333_cl5_async.S
38 proc ddr_spr3xx_mt47h64m16_3_333_cl5_async {} {
39 # DDR_PAD_REG
40 mww 0xfca800f0 0x00003aa5
41
42 # Use "1:2 sync" only when DDR clock source is PLL1 and
43 # HCLK is half of PLL1
44 mww 0xfc600000 0x00000001 # MEMCTL_AHB_SET_00 # This is async
45 mww 0xfc600004 0x00000000 # MEMCTL_AHB_SET_01
46 # mww 0xfc600000 0x02020201 # MEMCTL_AHB_SET_00 # This is 1:2 sync
47 # mww 0xfc600004 0x02020202 # MEMCTL_AHB_SET_01
48
49 mww 0xfc600008 0x01000000 # MEMCTL_RFSH_SET_00
50 mww 0xfc60000c 0x00000101 # MEMCTL_DLL_SET_00
51 mww 0xfc600010 0x00000101 # MEMCTL_GP_00
52 mww 0xfc600014 0x01000000 # MEMCTL_GP_01
53 mww 0xfc600018 0x00010001 # MEMCTL_GP_02
54 mww 0xfc60001c 0x00000100 # MEMCTL_GP_03
55 mww 0xfc600020 0x00010001 # MEMCTL_GP_04
56 mww 0xfc600024 0x01020203 # MEMCTL_GP_05
57 mww 0xfc600028 0x01000102 # MEMCTL_GP_06
58 mww 0xfc60002c 0x02000202 # MEMCTL_AHB_SET_02
59 mww 0xfc600030 0x04040105 # MEMCTL_AHB_SET_03
60 mww 0xfc600034 0x03030302 # MEMCTL_AHB_SET_04
61 mww 0xfc600038 0x02040101 # MEMCTL_AHB_SET_05
62 mww 0xfc60003c 0x00000002 # MEMCTL_AHB_SET_06
63 mww 0xfc600044 0x03000405 # MEMCTL_DQS_SET_0
64 mww 0xfc600048 0x03040002 # MEMCTL_TIME_SET_01
65 mww 0xfc60004c 0x04000305 # MEMCTL_TIME_SET_02
66 mww 0xfc600050 0x0505053f # MEMCTL_AHB_RELPR_00
67 mww 0xfc600054 0x05050505 # MEMCTL_AHB_RELPR_01
68 mww 0xfc600058 0x04040405 # MEMCTL_AHB_RELPR_02
69 mww 0xfc60005c 0x04040404 # MEMCTL_AHB_RELPR_03
70 mww 0xfc600060 0x03030304 # MEMCTL_AHB_RELPR_04
71 mww 0xfc600064 0x03030303 # MEMCTL_AHB_RELPR_05
72 mww 0xfc600068 0x02020203 # MEMCTL_AHB_RELPR_06
73 mww 0xfc60006c 0x02020202 # MEMCTL_AHB_RELPR_07
74 mww 0xfc600070 0x01010102 # MEMCTL_AHB_RELPR_08
75 mww 0xfc600074 0x01010101 # MEMCTL_AHB_RELPR_09
76 mww 0xfc600078 0x00000001 # MEMCTL_AHB_RELPR_10
77 mww 0xfc600088 0x0a0c0a00 # MEMCTL_DQS_SET_1
78 mww 0xfc60008c 0x0000023f # MEMCTL_GP_07
79 mww 0xfc600090 0x00050a00 # MEMCTL_GP_08
80 mww 0xfc600094 0x11000000 # MEMCTL_GP_09
81 mww 0xfc600098 0x00001302 # MEMCTL_GP_10
82 mww 0xfc60009c 0x00001c1c # MEMCTL_DLL_SET_01
83 mww 0xfc6000a0 0x7c000000 # MEMCTL_DQS_OUT_SHIFT
84 mww 0xfc6000a4 0x005c0000 # MEMCTL_WR_DQS_SHIFT
85 mww 0xfc6000a8 0x2b050e00 # MEMCTL_TIME_SET_03
86 mww 0xfc6000ac 0x00640064 # MEMCTL_AHB_PRRLX_00
87 mww 0xfc6000b0 0x00640064 # MEMCTL_AHB_PRRLX_01
88 mww 0xfc6000b4 0x00000064 # MEMCTL_AHB_PRRLX_02
89 mww 0xfc6000b8 0x00000000 # MEMCTL_OUTRANGE_LGTH
90 mww 0xfc6000bc 0x00200020 # MEMCTL_AHB_RW_SET_00
91 mww 0xfc6000c0 0x00200020 # MEMCTL_AHB_RW_SET_01
92 mww 0xfc6000c4 0x00200020 # MEMCTL_AHB_RW_SET_02
93 mww 0xfc6000c8 0x00200020 # MEMCTL_AHB_RW_SET_03
94 mww 0xfc6000cc 0x00200020 # MEMCTL_AHB_RW_SET_04
95 mww 0xfc6000d8 0x00000a24 # MEMCTL_TREF
96 mww 0xfc6000dc 0x00000000 # MEMCTL_EMRS3_DATA
97 mww 0xfc6000e0 0x5b1c00c8 # MEMCTL_TIME_SET_04
98 mww 0xfc6000e4 0x00c8002e # MEMCTL_TIME_SET_05
99 mww 0xfc6000e8 0x00000000 # MEMCTL_VERSION
100 mww 0xfc6000ec 0x0001046b # MEMCTL_TINIT
101 mww 0xfc6000f0 0x00000000 # MEMCTL_OUTRANGE_ADDR_01
102 mww 0xfc6000f4 0x00000000 # MEMCTL_OUTRANGE_ADDR_02
103 mww 0xfc600104 0x001c0000 # MEMCTL_DLL_DQS_DELAY_BYPASS_0
104 mww 0xfc600108 0x0019001c # MEMCTL_DLL_SET_02
105 mww 0xfc60010c 0x00100000 # MEMCTL_DLL_SET_03
106 mww 0xfc600110 0x001e007a # MEMCTL_DQS_SET_2
107 mww 0xfc600188 0x00000000 # MEMCTL_USER_DEF_REG_0
108 mww 0xfc60018c 0x00000000 # MEMCTL_USER_DEF_REG_1
109 mww 0xfc600190 0x01010001 # MEMCTL_GP_11
110 mww 0xfc600194 0x01000000 # MEMCTL_GP_12
111 mww 0xfc600198 0x00000001 # MEMCTL_GP_13
112 mww 0xfc60019c 0x00400000 # MEMCTL_GP_14
113 mww 0xfc6001a0 0x00000000 # MEMCTL_EMRS2_DATA_X
114 mww 0xfc6001a4 0x00000000 # MEMCTL_LWPWR_CNT
115 mww 0xfc6001a8 0x00000000 # MEMCTL_LWPWR_REG
116 mww 0xfc6001ac 0x00860000 # MEMCTL_GP_15
117 mww 0xfc6001b0 0x00000002 # MEMCTL_TPDEX
118 # MPMC START
119 mww 0xfc60001c 0x01000100
120 }

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)