1 # Quirks to bypass missing SRST on JTAG connector
2 # EVALSPEAr310 Rev. 2.0
3 # http://www.st.com/spear
6 # Author: Antonio Borneo <borneo.antonio@gmail.com>
8 # For boards that have JTAG SRST not connected.
9 # We use "arm9 vector_catch reset" to catch button reset event.
12 $_TARGETNAME configure
-event reset-assert sp_reset_assert
13 $_TARGETNAME configure
-event reset-deassert-post sp_reset_deassert_post
15 # keeps the name of the SPEAr target
17 set sp_target_name
$_TARGETNAME
19 # Keeps the argument of "reset" command (run, init, halt).
23 # Helper procedure. Returns 0 is target is halted.
24 proc sp_is_halted
{} {
27 return [expr [string compare
[$sp_target_name curstate
] "halted" ] == 0]
30 # wait for reset button to be pressed, causing CPU to get halted
31 proc sp_reset_deassert_post
{} {
40 puts "====> Press reset button on the board <===="
41 for {set i
0} { [sp_is_halted
] == 0 } { set i
[expr $i + 1]} {
42 puts -nonewline "$bar([expr $i & 3])\r"
46 # Remove catch reset event
47 arm9 vector_catch none
49 # CPU is halted, but we typed "reset run" ...
50 if { [string compare
$sp_reset_mode "run"] == 0 } {
55 # Override reset-assert, since no SRST available
57 proc sp_reset_assert
{} {
58 arm9 vector_catch reset
61 # Override default init_reset{mode} to catch parameter "mode"
62 proc init_reset
{mode
} {
65 set sp_reset_mode
$mode
67 # We need to detect CPU get halted, so exit from halt
68 if { [sp_is_halted
] } {
69 echo
"Resuming CPU to detect reset"
73 # Execute default init_reset{mode}
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)