- add cortex_m3 variant luminary to fix reset issue with asserting SRST
[openocd.git] / src / target / target / lm3s811.cfg
1 jtag_nsrst_delay 100
2 jtag_ntrst_delay 100
3
4 #LM3S811 Evaluation Board has only srst
5 reset_config srst_only
6
7 #jtag scan chain
8 #format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
9 jtag_device 4 0x1 0xf 0xe
10
11 # the luminary variant causes a software reset rather than asserting SRST
12 # this stops the debug registers from being cleared
13 # this will be fixed in later revisions of silicon
14 target cortex_m3 little reset_halt 0 luminary
15
16 # 2k working area at base of ram
17 working_area 0 0x20000000 0x2000 nobackup
18
19 #flash configuration
20 flash bank stellaris 0 0 0 0 0

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)