1 /***************************************************************************
2 * Copyright (C) 2008 by Spencer Oliver *
3 * spen@spen-soft.co.uk *
5 * Copyright (C) 2008 by David T.L. Wong *
7 * Copyright (C) 2009 by David N. Claffey <dnclaffey@gmail.com> *
9 * Copyright (C) 2011 by Drasko DRASKOVIC *
10 * drasko.draskovic@gmail.com *
12 * This program is free software; you can redistribute it and/or modify *
13 * it under the terms of the GNU General Public License as published by *
14 * the Free Software Foundation; either version 2 of the License, or *
15 * (at your option) any later version. *
17 * This program is distributed in the hope that it will be useful, *
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
20 * GNU General Public License for more details. *
22 * You should have received a copy of the GNU General Public License *
23 * along with this program; if not, write to the *
24 * Free Software Foundation, Inc., *
25 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
26 ***************************************************************************/
32 #include "breakpoints.h"
35 #include "mips32_dmaacc.h"
36 #include "target_type.h"
39 static void mips_m4k_enable_breakpoints(struct target
*target
);
40 static void mips_m4k_enable_watchpoints(struct target
*target
);
41 static int mips_m4k_set_breakpoint(struct target
*target
,
42 struct breakpoint
*breakpoint
);
43 static int mips_m4k_unset_breakpoint(struct target
*target
,
44 struct breakpoint
*breakpoint
);
46 static int mips_m4k_examine_debug_reason(struct target
*target
)
48 uint32_t break_status
;
51 if ((target
->debug_reason
!= DBG_REASON_DBGRQ
)
52 && (target
->debug_reason
!= DBG_REASON_SINGLESTEP
)) {
53 /* get info about inst breakpoint support */
54 retval
= target_read_u32(target
, EJTAG_IBS
, &break_status
);
55 if (retval
!= ERROR_OK
)
57 if (break_status
& 0x1f) {
58 /* we have halted on a breakpoint */
59 retval
= target_write_u32(target
, EJTAG_IBS
, 0);
60 if (retval
!= ERROR_OK
)
62 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
65 /* get info about data breakpoint support */
66 retval
= target_read_u32(target
, EJTAG_DBS
, &break_status
);
67 if (retval
!= ERROR_OK
)
69 if (break_status
& 0x1f) {
70 /* we have halted on a breakpoint */
71 retval
= target_write_u32(target
, EJTAG_DBS
, 0);
72 if (retval
!= ERROR_OK
)
74 target
->debug_reason
= DBG_REASON_WATCHPOINT
;
81 static int mips_m4k_debug_entry(struct target
*target
)
83 struct mips32_common
*mips32
= target_to_mips32(target
);
84 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
87 /* read debug register */
88 mips_ejtag_read_debug(ejtag_info
, &debug_reg
);
90 /* make sure break unit configured */
91 mips32_configure_break_unit(target
);
93 /* attempt to find halt reason */
94 mips_m4k_examine_debug_reason(target
);
96 /* clear single step if active */
97 if (debug_reg
& EJTAG_DEBUG_DSS
) {
98 /* stopped due to single step - clear step bit */
99 mips_ejtag_config_step(ejtag_info
, 0);
102 mips32_save_context(target
);
104 /* default to mips32 isa, it will be changed below if required */
105 mips32
->isa_mode
= MIPS32_ISA_MIPS32
;
107 if (ejtag_info
->impcode
& EJTAG_IMP_MIPS16
)
108 mips32
->isa_mode
= buf_get_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 1);
110 LOG_DEBUG("entered debug state at PC 0x%" PRIx32
", target->state: %s",
111 buf_get_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 32),
112 target_state_name(target
));
117 static int mips_m4k_poll(struct target
*target
)
120 struct mips32_common
*mips32
= target_to_mips32(target
);
121 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
122 uint32_t ejtag_ctrl
= ejtag_info
->ejtag_ctrl
;
124 /* read ejtag control reg */
125 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_CONTROL
);
126 retval
= mips_ejtag_drscan_32(ejtag_info
, &ejtag_ctrl
);
127 if (retval
!= ERROR_OK
)
130 /* clear this bit before handling polling
131 * as after reset registers will read zero */
132 if (ejtag_ctrl
& EJTAG_CTRL_ROCC
) {
133 /* we have detected a reset, clear flag
134 * otherwise ejtag will not work */
135 ejtag_ctrl
= ejtag_info
->ejtag_ctrl
& ~EJTAG_CTRL_ROCC
;
137 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_CONTROL
);
138 retval
= mips_ejtag_drscan_32(ejtag_info
, &ejtag_ctrl
);
139 if (retval
!= ERROR_OK
)
141 LOG_DEBUG("Reset Detected");
144 /* check for processor halted */
145 if (ejtag_ctrl
& EJTAG_CTRL_BRKST
) {
146 if (target
->state
== TARGET_UNKNOWN
) {
147 LOG_DEBUG("EJTAG_CTRL_BRKST already set during server startup.");
149 /* OpenOCD was was probably started on the board with EJTAG_CTRL_BRKST already set
150 * (maybe put on by HALT-ing the board in the previous session).
152 * Force target to RUNNING state to enable debug entry for this session.
154 target
->state
= TARGET_RUNNING
;
157 if ((target
->state
== TARGET_RUNNING
) || (target
->state
== TARGET_RESET
)) {
158 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_NORMALBOOT
);
160 target
->state
= TARGET_HALTED
;
162 retval
= mips_m4k_debug_entry(target
);
163 if (retval
!= ERROR_OK
)
166 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
167 } else if (target
->state
== TARGET_DEBUG_RUNNING
) {
168 target
->state
= TARGET_HALTED
;
170 retval
= mips_m4k_debug_entry(target
);
171 if (retval
!= ERROR_OK
)
174 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_HALTED
);
177 target
->state
= TARGET_RUNNING
;
179 /* LOG_DEBUG("ctrl = 0x%08X", ejtag_ctrl); */
184 static int mips_m4k_halt(struct target
*target
)
186 struct mips32_common
*mips32
= target_to_mips32(target
);
187 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
189 LOG_DEBUG("target->state: %s", target_state_name(target
));
191 if (target
->state
== TARGET_HALTED
) {
192 LOG_DEBUG("target was already halted");
196 if (target
->state
== TARGET_UNKNOWN
)
197 LOG_WARNING("target was in unknown state when halt was requested");
199 if (target
->state
== TARGET_RESET
) {
200 if ((jtag_get_reset_config() & RESET_SRST_PULLS_TRST
) && jtag_get_srst()) {
201 LOG_ERROR("can't request a halt while in reset if nSRST pulls nTRST");
202 return ERROR_TARGET_FAILURE
;
204 /* we came here in a reset_halt or reset_init sequence
205 * debug entry was already prepared in mips_m4k_assert_reset()
207 target
->debug_reason
= DBG_REASON_DBGRQ
;
213 /* break processor */
214 mips_ejtag_enter_debug(ejtag_info
);
216 target
->debug_reason
= DBG_REASON_DBGRQ
;
221 static int mips_m4k_assert_reset(struct target
*target
)
223 struct mips_m4k_common
*mips_m4k
= target_to_m4k(target
);
224 struct mips_ejtag
*ejtag_info
= &mips_m4k
->mips32
.ejtag_info
;
227 LOG_DEBUG("target->state: %s",
228 target_state_name(target
));
230 enum reset_types jtag_reset_config
= jtag_get_reset_config();
232 if (!(jtag_reset_config
& RESET_HAS_SRST
))
235 if (target
->reset_halt
) {
236 /* use hardware to catch reset */
237 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_EJTAGBOOT
);
239 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_NORMALBOOT
);
242 /* here we should issue a srst only, but we may have to assert trst as well */
243 if (jtag_reset_config
& RESET_SRST_PULLS_TRST
)
244 jtag_add_reset(1, 1);
246 jtag_add_reset(0, 1);
248 if (mips_m4k
->is_pic32mx
) {
249 LOG_DEBUG("Using MTAP reset to reset processor...");
251 /* use microchip specific MTAP reset */
252 mips_ejtag_set_instr(ejtag_info
, MTAP_SW_MTAP
);
253 mips_ejtag_set_instr(ejtag_info
, MTAP_COMMAND
);
255 mips_ejtag_drscan_8_out(ejtag_info
, MCHP_ASERT_RST
);
256 mips_ejtag_drscan_8_out(ejtag_info
, MCHP_DE_ASSERT_RST
);
257 mips_ejtag_set_instr(ejtag_info
, MTAP_SW_ETAP
);
259 /* use ejtag reset - not supported by all cores */
260 uint32_t ejtag_ctrl
= ejtag_info
->ejtag_ctrl
| EJTAG_CTRL_PRRST
| EJTAG_CTRL_PERRST
;
261 LOG_DEBUG("Using EJTAG reset (PRRST) to reset processor...");
262 mips_ejtag_set_instr(ejtag_info
, EJTAG_INST_CONTROL
);
263 mips_ejtag_drscan_32_out(ejtag_info
, ejtag_ctrl
);
267 target
->state
= TARGET_RESET
;
268 jtag_add_sleep(50000);
270 register_cache_invalidate(mips_m4k
->mips32
.core_cache
);
272 if (target
->reset_halt
) {
273 int retval
= target_halt(target
);
274 if (retval
!= ERROR_OK
)
281 static int mips_m4k_deassert_reset(struct target
*target
)
283 LOG_DEBUG("target->state: %s", target_state_name(target
));
285 /* deassert reset lines */
286 jtag_add_reset(0, 0);
291 static int mips_m4k_soft_reset_halt(struct target
*target
)
297 static int mips_m4k_single_step_core(struct target
*target
)
299 struct mips32_common
*mips32
= target_to_mips32(target
);
300 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
302 /* configure single step mode */
303 mips_ejtag_config_step(ejtag_info
, 1);
305 /* disable interrupts while stepping */
306 mips32_enable_interrupts(target
, 0);
308 /* exit debug mode */
309 mips_ejtag_exit_debug(ejtag_info
);
311 mips_m4k_debug_entry(target
);
316 static int mips_m4k_resume(struct target
*target
, int current
,
317 uint32_t address
, int handle_breakpoints
, int debug_execution
)
319 struct mips32_common
*mips32
= target_to_mips32(target
);
320 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
321 struct breakpoint
*breakpoint
= NULL
;
324 if (target
->state
!= TARGET_HALTED
) {
325 LOG_WARNING("target not halted");
326 return ERROR_TARGET_NOT_HALTED
;
329 if (!debug_execution
) {
330 target_free_all_working_areas(target
);
331 mips_m4k_enable_breakpoints(target
);
332 mips_m4k_enable_watchpoints(target
);
335 /* current = 1: continue on current pc, otherwise continue at <address> */
337 buf_set_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 32, address
);
338 mips32
->core_cache
->reg_list
[MIPS32_PC
].dirty
= 1;
339 mips32
->core_cache
->reg_list
[MIPS32_PC
].valid
= 1;
342 if (ejtag_info
->impcode
& EJTAG_IMP_MIPS16
)
343 buf_set_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 1, mips32
->isa_mode
);
345 resume_pc
= buf_get_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 32);
347 mips32_restore_context(target
);
349 /* the front-end may request us not to handle breakpoints */
350 if (handle_breakpoints
) {
351 /* Single step past breakpoint at current address */
352 breakpoint
= breakpoint_find(target
, resume_pc
);
354 LOG_DEBUG("unset breakpoint at 0x%8.8" PRIx32
"", breakpoint
->address
);
355 mips_m4k_unset_breakpoint(target
, breakpoint
);
356 mips_m4k_single_step_core(target
);
357 mips_m4k_set_breakpoint(target
, breakpoint
);
361 /* enable interrupts if we are running */
362 mips32_enable_interrupts(target
, !debug_execution
);
364 /* exit debug mode */
365 mips_ejtag_exit_debug(ejtag_info
);
366 target
->debug_reason
= DBG_REASON_NOTHALTED
;
368 /* registers are now invalid */
369 register_cache_invalidate(mips32
->core_cache
);
371 if (!debug_execution
) {
372 target
->state
= TARGET_RUNNING
;
373 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
374 LOG_DEBUG("target resumed at 0x%" PRIx32
"", resume_pc
);
376 target
->state
= TARGET_DEBUG_RUNNING
;
377 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
378 LOG_DEBUG("target debug resumed at 0x%" PRIx32
"", resume_pc
);
384 static int mips_m4k_step(struct target
*target
, int current
,
385 uint32_t address
, int handle_breakpoints
)
387 /* get pointers to arch-specific information */
388 struct mips32_common
*mips32
= target_to_mips32(target
);
389 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
390 struct breakpoint
*breakpoint
= NULL
;
392 if (target
->state
!= TARGET_HALTED
) {
393 LOG_WARNING("target not halted");
394 return ERROR_TARGET_NOT_HALTED
;
397 /* current = 1: continue on current pc, otherwise continue at <address> */
399 buf_set_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 32, address
);
400 mips32
->core_cache
->reg_list
[MIPS32_PC
].dirty
= 1;
401 mips32
->core_cache
->reg_list
[MIPS32_PC
].valid
= 1;
404 /* the front-end may request us not to handle breakpoints */
405 if (handle_breakpoints
) {
406 breakpoint
= breakpoint_find(target
,
407 buf_get_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 32));
409 mips_m4k_unset_breakpoint(target
, breakpoint
);
412 /* restore context */
413 mips32_restore_context(target
);
415 /* configure single step mode */
416 mips_ejtag_config_step(ejtag_info
, 1);
418 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
420 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
422 /* disable interrupts while stepping */
423 mips32_enable_interrupts(target
, 0);
425 /* exit debug mode */
426 mips_ejtag_exit_debug(ejtag_info
);
428 /* registers are now invalid */
429 register_cache_invalidate(mips32
->core_cache
);
432 mips_m4k_set_breakpoint(target
, breakpoint
);
434 LOG_DEBUG("target stepped ");
436 mips_m4k_debug_entry(target
);
437 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
442 static void mips_m4k_enable_breakpoints(struct target
*target
)
444 struct breakpoint
*breakpoint
= target
->breakpoints
;
446 /* set any pending breakpoints */
448 if (breakpoint
->set
== 0)
449 mips_m4k_set_breakpoint(target
, breakpoint
);
450 breakpoint
= breakpoint
->next
;
454 static int mips_m4k_set_breakpoint(struct target
*target
,
455 struct breakpoint
*breakpoint
)
457 struct mips32_common
*mips32
= target_to_mips32(target
);
458 struct mips32_comparator
*comparator_list
= mips32
->inst_break_list
;
461 if (breakpoint
->set
) {
462 LOG_WARNING("breakpoint already set");
466 if (breakpoint
->type
== BKPT_HARD
) {
469 while (comparator_list
[bp_num
].used
&& (bp_num
< mips32
->num_inst_bpoints
))
471 if (bp_num
>= mips32
->num_inst_bpoints
) {
472 LOG_ERROR("Can not find free FP Comparator(bpid: %d)",
473 breakpoint
->unique_id
);
474 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
476 breakpoint
->set
= bp_num
+ 1;
477 comparator_list
[bp_num
].used
= 1;
478 comparator_list
[bp_num
].bp_value
= breakpoint
->address
;
479 target_write_u32(target
, comparator_list
[bp_num
].reg_address
,
480 comparator_list
[bp_num
].bp_value
);
481 target_write_u32(target
, comparator_list
[bp_num
].reg_address
+ 0x08, 0x00000000);
482 target_write_u32(target
, comparator_list
[bp_num
].reg_address
+ 0x18, 1);
483 LOG_DEBUG("bpid: %d, bp_num %i bp_value 0x%" PRIx32
"",
484 breakpoint
->unique_id
,
485 bp_num
, comparator_list
[bp_num
].bp_value
);
486 } else if (breakpoint
->type
== BKPT_SOFT
) {
487 LOG_DEBUG("bpid: %d", breakpoint
->unique_id
);
488 if (breakpoint
->length
== 4) {
489 uint32_t verify
= 0xffffffff;
491 retval
= target_read_memory(target
, breakpoint
->address
, breakpoint
->length
, 1,
492 breakpoint
->orig_instr
);
493 if (retval
!= ERROR_OK
)
495 retval
= target_write_u32(target
, breakpoint
->address
, MIPS32_SDBBP
);
496 if (retval
!= ERROR_OK
)
499 retval
= target_read_u32(target
, breakpoint
->address
, &verify
);
500 if (retval
!= ERROR_OK
)
502 if (verify
!= MIPS32_SDBBP
) {
503 LOG_ERROR("Unable to set 32bit breakpoint at address %08" PRIx32
504 " - check that memory is read/writable", breakpoint
->address
);
508 uint16_t verify
= 0xffff;
510 retval
= target_read_memory(target
, breakpoint
->address
, breakpoint
->length
, 1,
511 breakpoint
->orig_instr
);
512 if (retval
!= ERROR_OK
)
514 retval
= target_write_u16(target
, breakpoint
->address
, MIPS16_SDBBP
);
515 if (retval
!= ERROR_OK
)
518 retval
= target_read_u16(target
, breakpoint
->address
, &verify
);
519 if (retval
!= ERROR_OK
)
521 if (verify
!= MIPS16_SDBBP
) {
522 LOG_ERROR("Unable to set 16bit breakpoint at address %08" PRIx32
523 " - check that memory is read/writable", breakpoint
->address
);
528 breakpoint
->set
= 20; /* Any nice value but 0 */
534 static int mips_m4k_unset_breakpoint(struct target
*target
,
535 struct breakpoint
*breakpoint
)
537 /* get pointers to arch-specific information */
538 struct mips32_common
*mips32
= target_to_mips32(target
);
539 struct mips32_comparator
*comparator_list
= mips32
->inst_break_list
;
542 if (!breakpoint
->set
) {
543 LOG_WARNING("breakpoint not set");
547 if (breakpoint
->type
== BKPT_HARD
) {
548 int bp_num
= breakpoint
->set
- 1;
549 if ((bp_num
< 0) || (bp_num
>= mips32
->num_inst_bpoints
)) {
550 LOG_DEBUG("Invalid FP Comparator number in breakpoint (bpid: %d)",
551 breakpoint
->unique_id
);
554 LOG_DEBUG("bpid: %d - releasing hw: %d",
555 breakpoint
->unique_id
,
557 comparator_list
[bp_num
].used
= 0;
558 comparator_list
[bp_num
].bp_value
= 0;
559 target_write_u32(target
, comparator_list
[bp_num
].reg_address
+ 0x18, 0);
562 /* restore original instruction (kept in target endianness) */
563 LOG_DEBUG("bpid: %d", breakpoint
->unique_id
);
564 if (breakpoint
->length
== 4) {
565 uint32_t current_instr
;
567 /* check that user program has not modified breakpoint instruction */
568 retval
= target_read_memory(target
, breakpoint
->address
, 4, 1,
569 (uint8_t *)¤t_instr
);
570 if (retval
!= ERROR_OK
)
574 * target_read_memory() gets us data in _target_ endianess.
575 * If we want to use this data on the host for comparisons with some macros
576 * we must first transform it to _host_ endianess using target_buffer_get_u32().
578 current_instr
= target_buffer_get_u32(target
, (uint8_t *)¤t_instr
);
580 if (current_instr
== MIPS32_SDBBP
) {
581 retval
= target_write_memory(target
, breakpoint
->address
, 4, 1,
582 breakpoint
->orig_instr
);
583 if (retval
!= ERROR_OK
)
587 uint16_t current_instr
;
589 /* check that user program has not modified breakpoint instruction */
590 retval
= target_read_memory(target
, breakpoint
->address
, 2, 1,
591 (uint8_t *)¤t_instr
);
592 if (retval
!= ERROR_OK
)
594 current_instr
= target_buffer_get_u16(target
, (uint8_t *)¤t_instr
);
595 if (current_instr
== MIPS16_SDBBP
) {
596 retval
= target_write_memory(target
, breakpoint
->address
, 2, 1,
597 breakpoint
->orig_instr
);
598 if (retval
!= ERROR_OK
)
608 static int mips_m4k_add_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
610 struct mips32_common
*mips32
= target_to_mips32(target
);
612 if (breakpoint
->type
== BKPT_HARD
) {
613 if (mips32
->num_inst_bpoints_avail
< 1) {
614 LOG_INFO("no hardware breakpoint available");
615 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
618 mips32
->num_inst_bpoints_avail
--;
621 return mips_m4k_set_breakpoint(target
, breakpoint
);
624 static int mips_m4k_remove_breakpoint(struct target
*target
,
625 struct breakpoint
*breakpoint
)
627 /* get pointers to arch-specific information */
628 struct mips32_common
*mips32
= target_to_mips32(target
);
630 if (target
->state
!= TARGET_HALTED
) {
631 LOG_WARNING("target not halted");
632 return ERROR_TARGET_NOT_HALTED
;
636 mips_m4k_unset_breakpoint(target
, breakpoint
);
638 if (breakpoint
->type
== BKPT_HARD
)
639 mips32
->num_inst_bpoints_avail
++;
644 static int mips_m4k_set_watchpoint(struct target
*target
,
645 struct watchpoint
*watchpoint
)
647 struct mips32_common
*mips32
= target_to_mips32(target
);
648 struct mips32_comparator
*comparator_list
= mips32
->data_break_list
;
651 * watchpoint enabled, ignore all byte lanes in value register
652 * and exclude both load and store accesses from watchpoint
653 * condition evaluation
655 int enable
= EJTAG_DBCn_NOSB
| EJTAG_DBCn_NOLB
| EJTAG_DBCn_BE
|
656 (0xff << EJTAG_DBCn_BLM_SHIFT
);
658 if (watchpoint
->set
) {
659 LOG_WARNING("watchpoint already set");
663 while (comparator_list
[wp_num
].used
&& (wp_num
< mips32
->num_data_bpoints
))
665 if (wp_num
>= mips32
->num_data_bpoints
) {
666 LOG_ERROR("Can not find free FP Comparator");
670 if (watchpoint
->length
!= 4) {
671 LOG_ERROR("Only watchpoints of length 4 are supported");
672 return ERROR_TARGET_UNALIGNED_ACCESS
;
675 if (watchpoint
->address
% 4) {
676 LOG_ERROR("Watchpoints address should be word aligned");
677 return ERROR_TARGET_UNALIGNED_ACCESS
;
680 switch (watchpoint
->rw
) {
682 enable
&= ~EJTAG_DBCn_NOLB
;
685 enable
&= ~EJTAG_DBCn_NOSB
;
688 enable
&= ~(EJTAG_DBCn_NOLB
| EJTAG_DBCn_NOSB
);
691 LOG_ERROR("BUG: watchpoint->rw neither read, write nor access");
694 watchpoint
->set
= wp_num
+ 1;
695 comparator_list
[wp_num
].used
= 1;
696 comparator_list
[wp_num
].bp_value
= watchpoint
->address
;
697 target_write_u32(target
, comparator_list
[wp_num
].reg_address
, comparator_list
[wp_num
].bp_value
);
698 target_write_u32(target
, comparator_list
[wp_num
].reg_address
+ 0x08, 0x00000000);
699 target_write_u32(target
, comparator_list
[wp_num
].reg_address
+ 0x10, 0x00000000);
700 target_write_u32(target
, comparator_list
[wp_num
].reg_address
+ 0x18, enable
);
701 target_write_u32(target
, comparator_list
[wp_num
].reg_address
+ 0x20, 0);
702 LOG_DEBUG("wp_num %i bp_value 0x%" PRIx32
"", wp_num
, comparator_list
[wp_num
].bp_value
);
707 static int mips_m4k_unset_watchpoint(struct target
*target
,
708 struct watchpoint
*watchpoint
)
710 /* get pointers to arch-specific information */
711 struct mips32_common
*mips32
= target_to_mips32(target
);
712 struct mips32_comparator
*comparator_list
= mips32
->data_break_list
;
714 if (!watchpoint
->set
) {
715 LOG_WARNING("watchpoint not set");
719 int wp_num
= watchpoint
->set
- 1;
720 if ((wp_num
< 0) || (wp_num
>= mips32
->num_data_bpoints
)) {
721 LOG_DEBUG("Invalid FP Comparator number in watchpoint");
724 comparator_list
[wp_num
].used
= 0;
725 comparator_list
[wp_num
].bp_value
= 0;
726 target_write_u32(target
, comparator_list
[wp_num
].reg_address
+ 0x18, 0);
732 static int mips_m4k_add_watchpoint(struct target
*target
, struct watchpoint
*watchpoint
)
734 struct mips32_common
*mips32
= target_to_mips32(target
);
736 if (mips32
->num_data_bpoints_avail
< 1) {
737 LOG_INFO("no hardware watchpoints available");
738 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
741 mips32
->num_data_bpoints_avail
--;
743 mips_m4k_set_watchpoint(target
, watchpoint
);
747 static int mips_m4k_remove_watchpoint(struct target
*target
,
748 struct watchpoint
*watchpoint
)
750 /* get pointers to arch-specific information */
751 struct mips32_common
*mips32
= target_to_mips32(target
);
753 if (target
->state
!= TARGET_HALTED
) {
754 LOG_WARNING("target not halted");
755 return ERROR_TARGET_NOT_HALTED
;
759 mips_m4k_unset_watchpoint(target
, watchpoint
);
761 mips32
->num_data_bpoints_avail
++;
766 static void mips_m4k_enable_watchpoints(struct target
*target
)
768 struct watchpoint
*watchpoint
= target
->watchpoints
;
770 /* set any pending watchpoints */
772 if (watchpoint
->set
== 0)
773 mips_m4k_set_watchpoint(target
, watchpoint
);
774 watchpoint
= watchpoint
->next
;
778 static int mips_m4k_read_memory(struct target
*target
, uint32_t address
,
779 uint32_t size
, uint32_t count
, uint8_t *buffer
)
781 struct mips32_common
*mips32
= target_to_mips32(target
);
782 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
784 LOG_DEBUG("address: 0x%8.8" PRIx32
", size: 0x%8.8" PRIx32
", count: 0x%8.8" PRIx32
"",
785 address
, size
, count
);
787 if (target
->state
!= TARGET_HALTED
) {
788 LOG_WARNING("target not halted");
789 return ERROR_TARGET_NOT_HALTED
;
792 /* sanitize arguments */
793 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !(buffer
))
794 return ERROR_COMMAND_SYNTAX_ERROR
;
796 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
)))
797 return ERROR_TARGET_UNALIGNED_ACCESS
;
799 /* since we don't know if buffer is aligned, we allocate new mem that is always aligned */
803 t
= malloc(count
* size
* sizeof(uint8_t));
805 LOG_ERROR("Out of memory");
811 /* if noDMA off, use DMAACC mode for memory read */
813 if (ejtag_info
->impcode
& EJTAG_IMP_NODMA
)
814 retval
= mips32_pracc_read_mem(ejtag_info
, address
, size
, count
, t
);
816 retval
= mips32_dmaacc_read_mem(ejtag_info
, address
, size
, count
, t
);
818 /* mips32_..._read_mem with size 4/2 returns uint32_t/uint16_t in host */
819 /* endianness, but byte array should represent target endianness */
820 if (ERROR_OK
== retval
) {
823 target_buffer_set_u32_array(target
, buffer
, count
, t
);
826 target_buffer_set_u16_array(target
, buffer
, count
, t
);
831 if ((size
> 1) && (t
!= NULL
))
837 static int mips_m4k_write_memory(struct target
*target
, uint32_t address
,
838 uint32_t size
, uint32_t count
, const uint8_t *buffer
)
840 struct mips32_common
*mips32
= target_to_mips32(target
);
841 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
843 LOG_DEBUG("address: 0x%8.8" PRIx32
", size: 0x%8.8" PRIx32
", count: 0x%8.8" PRIx32
"",
844 address
, size
, count
);
846 if (target
->state
!= TARGET_HALTED
) {
847 LOG_WARNING("target not halted");
848 return ERROR_TARGET_NOT_HALTED
;
851 /* sanitize arguments */
852 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !(buffer
))
853 return ERROR_COMMAND_SYNTAX_ERROR
;
855 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
)))
856 return ERROR_TARGET_UNALIGNED_ACCESS
;
858 /** correct endianess if we have word or hword access */
861 /* mips32_..._write_mem with size 4/2 requires uint32_t/uint16_t in host */
862 /* endianness, but byte array represents target endianness */
863 t
= malloc(count
* size
* sizeof(uint8_t));
865 LOG_ERROR("Out of memory");
871 target_buffer_get_u32_array(target
, buffer
, count
, (uint32_t *)t
);
874 target_buffer_get_u16_array(target
, buffer
, count
, (uint16_t *)t
);
880 /* if noDMA off, use DMAACC mode for memory write */
882 if (ejtag_info
->impcode
& EJTAG_IMP_NODMA
)
883 retval
= mips32_pracc_write_mem(ejtag_info
, address
, size
, count
, (void *)buffer
);
885 retval
= mips32_dmaacc_write_mem(ejtag_info
, address
, size
, count
, (void *)buffer
);
890 if (ERROR_OK
!= retval
)
896 static int mips_m4k_init_target(struct command_context
*cmd_ctx
,
897 struct target
*target
)
899 mips32_build_reg_cache(target
);
904 static int mips_m4k_init_arch_info(struct target
*target
,
905 struct mips_m4k_common
*mips_m4k
, struct jtag_tap
*tap
)
907 struct mips32_common
*mips32
= &mips_m4k
->mips32
;
909 mips_m4k
->common_magic
= MIPSM4K_COMMON_MAGIC
;
911 /* initialize mips4k specific info */
912 mips32_init_arch_info(target
, mips32
, tap
);
913 mips32
->arch_info
= mips_m4k
;
918 static int mips_m4k_target_create(struct target
*target
, Jim_Interp
*interp
)
920 struct mips_m4k_common
*mips_m4k
= calloc(1, sizeof(struct mips_m4k_common
));
922 mips_m4k_init_arch_info(target
, mips_m4k
, target
->tap
);
927 static int mips_m4k_examine(struct target
*target
)
930 struct mips_m4k_common
*mips_m4k
= target_to_m4k(target
);
931 struct mips_ejtag
*ejtag_info
= &mips_m4k
->mips32
.ejtag_info
;
934 if (!target_was_examined(target
)) {
935 retval
= mips_ejtag_get_idcode(ejtag_info
, &idcode
);
936 if (retval
!= ERROR_OK
)
938 ejtag_info
->idcode
= idcode
;
940 if (((idcode
>> 1) & 0x7FF) == 0x29) {
941 /* we are using a pic32mx so select ejtag port
942 * as it is not selected by default */
943 mips_ejtag_set_instr(ejtag_info
, MTAP_SW_ETAP
);
944 LOG_DEBUG("PIC32MX Detected - using EJTAG Interface");
945 mips_m4k
->is_pic32mx
= true;
949 /* init rest of ejtag interface */
950 retval
= mips_ejtag_init(ejtag_info
);
951 if (retval
!= ERROR_OK
)
954 retval
= mips32_examine(target
);
955 if (retval
!= ERROR_OK
)
961 static int mips_m4k_bulk_write_memory(struct target
*target
, uint32_t address
,
962 uint32_t count
, const uint8_t *buffer
)
964 struct mips32_common
*mips32
= target_to_mips32(target
);
965 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
969 LOG_DEBUG("address: 0x%8.8" PRIx32
", count: 0x%8.8" PRIx32
"", address
, count
);
971 if (target
->state
!= TARGET_HALTED
) {
972 LOG_WARNING("target not halted");
973 return ERROR_TARGET_NOT_HALTED
;
976 /* check alignment */
978 return ERROR_TARGET_UNALIGNED_ACCESS
;
980 if (mips32
->fast_data_area
== NULL
) {
981 /* Get memory for block write handler
982 * we preserve this area between calls and gain a speed increase
983 * of about 3kb/sec when writing flash
984 * this will be released/nulled by the system when the target is resumed or reset */
985 retval
= target_alloc_working_area(target
,
986 MIPS32_FASTDATA_HANDLER_SIZE
,
987 &mips32
->fast_data_area
);
988 if (retval
!= ERROR_OK
) {
989 LOG_WARNING("No working area available, falling back to non-bulk write");
990 return mips_m4k_write_memory(target
, address
, 4, count
, buffer
);
993 /* reset fastadata state so the algo get reloaded */
994 ejtag_info
->fast_access_save
= -1;
997 /* mips32_pracc_fastdata_xfer requires uint32_t in host endianness, */
998 /* but byte array represents target endianness */
1000 t
= malloc(count
* sizeof(uint32_t));
1002 LOG_ERROR("Out of memory");
1006 target_buffer_get_u32_array(target
, buffer
, count
, t
);
1008 retval
= mips32_pracc_fastdata_xfer(ejtag_info
, mips32
->fast_data_area
, write_t
, address
,
1014 if (retval
!= ERROR_OK
) {
1015 /* FASTDATA access failed, try normal memory write */
1016 LOG_DEBUG("Fastdata access Failed, falling back to non-bulk write");
1017 retval
= mips_m4k_write_memory(target
, address
, 4, count
, buffer
);
1023 static int mips_m4k_verify_pointer(struct command_context
*cmd_ctx
,
1024 struct mips_m4k_common
*mips_m4k
)
1026 if (mips_m4k
->common_magic
!= MIPSM4K_COMMON_MAGIC
) {
1027 command_print(cmd_ctx
, "target is not an MIPS_M4K");
1028 return ERROR_TARGET_INVALID
;
1033 COMMAND_HANDLER(mips_m4k_handle_cp0_command
)
1036 struct target
*target
= get_current_target(CMD_CTX
);
1037 struct mips_m4k_common
*mips_m4k
= target_to_m4k(target
);
1038 struct mips_ejtag
*ejtag_info
= &mips_m4k
->mips32
.ejtag_info
;
1040 retval
= mips_m4k_verify_pointer(CMD_CTX
, mips_m4k
);
1041 if (retval
!= ERROR_OK
)
1044 if (target
->state
!= TARGET_HALTED
) {
1045 command_print(CMD_CTX
, "target must be stopped for \"%s\" command", CMD_NAME
);
1049 /* two or more argument, access a single register/select (write if third argument is given) */
1051 return ERROR_COMMAND_SYNTAX_ERROR
;
1053 uint32_t cp0_reg
, cp0_sel
;
1054 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[0], cp0_reg
);
1055 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[1], cp0_sel
);
1057 if (CMD_ARGC
== 2) {
1060 retval
= mips32_cp0_read(ejtag_info
, &value
, cp0_reg
, cp0_sel
);
1061 if (retval
!= ERROR_OK
) {
1062 command_print(CMD_CTX
,
1063 "couldn't access reg %" PRIi32
,
1067 retval
= jtag_execute_queue();
1068 if (retval
!= ERROR_OK
)
1071 command_print(CMD_CTX
, "cp0 reg %" PRIi32
", select %" PRIi32
": %8.8" PRIx32
,
1072 cp0_reg
, cp0_sel
, value
);
1073 } else if (CMD_ARGC
== 3) {
1075 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[2], value
);
1076 retval
= mips32_cp0_write(ejtag_info
, value
, cp0_reg
, cp0_sel
);
1077 if (retval
!= ERROR_OK
) {
1078 command_print(CMD_CTX
,
1079 "couldn't access cp0 reg %" PRIi32
", select %" PRIi32
,
1083 command_print(CMD_CTX
, "cp0 reg %" PRIi32
", select %" PRIi32
": %8.8" PRIx32
,
1084 cp0_reg
, cp0_sel
, value
);
1091 static const struct command_registration mips_m4k_exec_command_handlers
[] = {
1094 .handler
= mips_m4k_handle_cp0_command
,
1095 .mode
= COMMAND_EXEC
,
1096 .usage
= "regnum [value]",
1097 .help
= "display/modify cp0 register",
1099 COMMAND_REGISTRATION_DONE
1102 const struct command_registration mips_m4k_command_handlers
[] = {
1104 .chain
= mips32_command_handlers
,
1108 .mode
= COMMAND_ANY
,
1109 .help
= "mips_m4k command group",
1111 .chain
= mips_m4k_exec_command_handlers
,
1113 COMMAND_REGISTRATION_DONE
1116 struct target_type mips_m4k_target
= {
1119 .poll
= mips_m4k_poll
,
1120 .arch_state
= mips32_arch_state
,
1122 .target_request_data
= NULL
,
1124 .halt
= mips_m4k_halt
,
1125 .resume
= mips_m4k_resume
,
1126 .step
= mips_m4k_step
,
1128 .assert_reset
= mips_m4k_assert_reset
,
1129 .deassert_reset
= mips_m4k_deassert_reset
,
1130 .soft_reset_halt
= mips_m4k_soft_reset_halt
,
1132 .get_gdb_reg_list
= mips32_get_gdb_reg_list
,
1134 .read_memory
= mips_m4k_read_memory
,
1135 .write_memory
= mips_m4k_write_memory
,
1136 .bulk_write_memory
= mips_m4k_bulk_write_memory
,
1137 .checksum_memory
= mips32_checksum_memory
,
1138 .blank_check_memory
= mips32_blank_check_memory
,
1140 .run_algorithm
= mips32_run_algorithm
,
1142 .add_breakpoint
= mips_m4k_add_breakpoint
,
1143 .remove_breakpoint
= mips_m4k_remove_breakpoint
,
1144 .add_watchpoint
= mips_m4k_add_watchpoint
,
1145 .remove_watchpoint
= mips_m4k_remove_watchpoint
,
1147 .commands
= mips_m4k_command_handlers
,
1148 .target_create
= mips_m4k_target_create
,
1149 .init_target
= mips_m4k_init_target
,
1150 .examine
= mips_m4k_examine
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)