1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
26 #ifndef ARMV7M_COMMON_H
27 #define ARMV7M_COMMON_H
29 #include "arm_adi_v5.h"
31 /* define for enabling armv7 gdb workarounds */
33 #define ARMV7_GDB_HACKS
38 ARMV7M_MODE_THREAD
= 0,
39 ARMV7M_MODE_USER_THREAD
= 1,
40 ARMV7M_MODE_HANDLER
= 2,
44 extern char *armv7m_mode_strings
[];
48 ARMV7M_REGISTER_CORE_GP
,
49 ARMV7M_REGISTER_CORE_SP
,
50 ARMV7M_REGISTER_MEMMAP
53 char *armv7m_exception_string(int number
);
55 /* offsets into armv7m core register cache */
58 /* for convenience, the first set of indices match
59 * the Cortex-M3 DCRSR selectors
85 /* this next set of indices is arbitrary */
92 #define ARMV7M_COMMON_MAGIC 0x2A452A45
94 typedef struct armv7m_common_s
97 reg_cache_t
*core_cache
;
98 enum armv7m_mode core_mode
;
100 swjdp_common_t swjdp_info
;
102 /* Direct processor core register read and writes */
103 int (*load_core_reg_u32
)(struct target_s
*target
, enum armv7m_regtype type
, uint32_t num
, uint32_t *value
);
104 int (*store_core_reg_u32
)(struct target_s
*target
, enum armv7m_regtype type
, uint32_t num
, uint32_t value
);
105 /* register cache to processor synchronization */
106 int (*read_core_reg
)(struct target_s
*target
, int num
);
107 int (*write_core_reg
)(struct target_s
*target
, int num
);
109 int (*examine_debug_reason
)(target_t
*target
);
110 void (*post_debug_entry
)(target_t
*target
);
112 void (*pre_restore_context
)(target_t
*target
);
113 void (*post_restore_context
)(target_t
*target
);
116 static inline struct armv7m_common_s
*
117 target_to_armv7m(struct target_s
*target
)
119 return target
->arch_info
;
122 typedef struct armv7m_algorithm_s
126 enum armv7m_mode core_mode
;
127 } armv7m_algorithm_t
;
129 typedef struct armv7m_core_reg_s
132 enum armv7m_regtype type
;
134 armv7m_common_t
*armv7m_common
;
137 reg_cache_t
*armv7m_build_reg_cache(target_t
*target
);
138 enum armv7m_mode
armv7m_number_to_mode(int number
);
139 int armv7m_mode_to_number(enum armv7m_mode mode
);
141 int armv7m_arch_state(struct target_s
*target
);
142 int armv7m_get_gdb_reg_list(target_t
*target
,
143 reg_t
**reg_list
[], int *reg_list_size
);
145 int armv7m_register_commands(struct command_context_s
*cmd_ctx
);
146 int armv7m_init_arch_info(target_t
*target
, armv7m_common_t
*armv7m
);
148 int armv7m_run_algorithm(struct target_s
*target
,
149 int num_mem_params
, mem_param_t
*mem_params
,
150 int num_reg_params
, reg_param_t
*reg_params
,
151 uint32_t entry_point
, uint32_t exit_point
,
152 int timeout_ms
, void *arch_info
);
154 int armv7m_invalidate_core_regs(target_t
*target
);
156 int armv7m_restore_context(target_t
*target
);
158 int armv7m_checksum_memory(struct target_s
*target
,
159 uint32_t address
, uint32_t count
, uint32_t* checksum
);
160 int armv7m_blank_check_memory(struct target_s
*target
,
161 uint32_t address
, uint32_t count
, uint32_t* blank
);
163 /* Thumb mode instructions
166 /* Move to Register from Special Register (Thumb mode) 32 bit Thumb2 instruction
167 * Rd: destination register
168 * SYSm: source special register
170 #define ARMV7M_T_MRS(Rd, SYSm) ((0xF3EF) | ((0x8000 | (Rd << 8) | SYSm) << 16))
172 /* Move from Register from Special Register (Thumb mode) 32 bit Thumb2 instruction
173 * Rd: source register
174 * SYSm: destination special register
176 #define ARMV7M_T_MSR(SYSm, Rn) ((0xF380 | (Rn << 8)) | ((0x8800 | SYSm) << 16))
178 /* Change Processor State. The instruction modifies the PRIMASK and FAULTMASK
179 * special-purpose register values (Thumb mode) 16 bit Thumb2 instruction
180 * Rd: source register
185 #define ARMV7M_T_CPSID(IF) ((0xB660 | (1 << 8) | (IF&0x3)) | ((0xB660 | (1 << 8) | (IF&0x3)) << 16))
186 #define ARMV7M_T_CPSIE(IF) ((0xB660 | (0 << 8) | (IF&0x3)) | ((0xB660 | (0 << 8) | (IF&0x3)) << 16))
188 /* Breakpoint (Thumb mode) v5 onwards
189 * Im: immediate value used by debugger
191 #define ARMV7M_T_BKPT(Im) ((0xBE00 | Im) | ((0xBE00 | Im) << 16))
193 /* Store register (Thumb mode)
194 * Rd: source register
197 #define ARMV7M_T_STR(Rd, Rn) ((0x6000 | Rd | (Rn << 3)) | ((0x6000 | Rd | (Rn << 3)) << 16))
199 /* Load register (Thumb state)
200 * Rd: destination register
203 #define ARMV7M_T_LDR(Rd, Rn) ((0x6800 | (Rn << 3) | Rd) | ((0x6800 | (Rn << 3) | Rd) << 16))
205 /* Load multiple (Thumb state)
207 * List: for each bit in list: store register
209 #define ARMV7M_T_LDMIA(Rn, List) ((0xc800 | (Rn << 8) | List) | ((0xc800 | (Rn << 8) | List) << 16))
211 /* Load register with PC relative addressing
212 * Rd: register to load
214 #define ARMV7M_T_LDR_PCREL(Rd) ((0x4800 | (Rd << 8)) | ((0x4800 | (Rd << 8)) << 16))
216 /* Move hi register (Thumb mode)
217 * Rd: destination register
218 * Rm: source register
220 #define ARMV7M_T_MOV(Rd, Rm) ((0x4600 | (Rd & 0x7) | ((Rd & 0x8) << 4) | ((Rm & 0x7) << 3) | ((Rm & 0x8) << 3)) | ((0x4600 | (Rd & 0x7) | ((Rd & 0x8) << 4) | ((Rm & 0x7) << 3) | ((Rm & 0x8) << 3)) << 16))
222 /* No operation (Thumb mode)
224 #define ARMV7M_T_NOP (0x46c0 | (0x46c0 << 16))
226 /* Move immediate to register (Thumb state)
227 * Rd: destination register
228 * Im: 8-bit immediate value
230 #define ARMV7M_T_MOV_IM(Rd, Im) ((0x2000 | (Rd << 8) | Im) | ((0x2000 | (Rd << 8) | Im) << 16))
232 /* Branch and Exchange
233 * Rm: register containing branch target
235 #define ARMV7M_T_BX(Rm) ((0x4700 | (Rm << 3)) | ((0x4700 | (Rm << 3)) << 16))
237 /* Branch (Thumb state)
240 #define ARMV7M_T_B(Imm) ((0xe000 | Imm) | ((0xe000 | Imm) << 16))
242 #endif /* ARMV7M_H */
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)