1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * Copyright (C) 2007,2008 Øyvind Harboe *
12 * oyvind.harboe@zylin.com *
14 * This program is free software; you can redistribute it and/or modify *
15 * it under the terms of the GNU General Public License as published by *
16 * the Free Software Foundation; either version 2 of the License, or *
17 * (at your option) any later version. *
19 * This program is distributed in the hope that it will be useful, *
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
22 * GNU General Public License for more details. *
24 * You should have received a copy of the GNU General Public License *
25 * along with this program; if not, write to the *
26 * Free Software Foundation, Inc., *
27 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
28 ***************************************************************************/
33 #include "replacements.h"
46 #define _DEBUG_INSTRUCTION_EXECUTION_
49 char* armv7m_mode_strings
[] =
51 "Thread", "Thread (User)", "Handler",
54 char* armv7m_exception_strings
[] =
56 "", "Reset", "NMI", "HardFault", "MemManage", "BusFault", "UsageFault", "RESERVED", "RESERVED", "RESERVED", "RESERVED",
57 "SVCall", "DebugMonitor", "RESERVED", "PendSV", "SysTick"
60 char* armv7m_core_reg_list
[] =
62 /* Registers accessed through core debug */
63 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12",
66 /* Registers accessed through special reg 20 */
67 "primask", "basepri", "faultmask", "control"
70 u8 armv7m_gdb_dummy_fp_value
[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
72 reg_t armv7m_gdb_dummy_fp_reg
=
74 "GDB dummy floating-point register", armv7m_gdb_dummy_fp_value
, 0, 1, 96, NULL
, 0, NULL
, 0
77 u8 armv7m_gdb_dummy_fps_value
[] = {0, 0, 0, 0};
79 reg_t armv7m_gdb_dummy_fps_reg
=
81 "GDB dummy floating-point status register", armv7m_gdb_dummy_fps_value
, 0, 1, 32, NULL
, 0, NULL
, 0
84 #ifdef ARMV7_GDB_HACKS
85 u8 armv7m_gdb_dummy_cpsr_value
[] = {0, 0, 0, 0};
87 reg_t armv7m_gdb_dummy_cpsr_reg
=
89 "GDB dummy cpsr register", armv7m_gdb_dummy_cpsr_value
, 0, 1, 32, NULL
, 0, NULL
, 0
93 armv7m_core_reg_t armv7m_core_reg_list_arch_info
[] =
95 /* CORE_GP are accesible using the core debug registers */
96 {0, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
97 {1, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
98 {2, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
99 {3, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
100 {4, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
101 {5, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
102 {6, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
103 {7, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
104 {8, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
105 {9, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
106 {10, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
107 {11, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
108 {12, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
109 {13, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
110 {14, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
111 {15, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
113 {16, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* xPSR */
114 {17, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* MSP */
115 {18, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* PSP */
117 /* CORE_SP are accesible using coreregister 20 */
118 {19, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* PRIMASK */
119 {20, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* BASEPRI */
120 {21, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* FAULTMASK */
121 {22, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
} /* CONTROL */
124 int armv7m_core_reg_arch_type
= -1;
125 int armv7m_dummy_core_reg_arch_type
= -1;
127 int armv7m_restore_context(target_t
*target
)
131 /* get pointers to arch-specific information */
132 armv7m_common_t
*armv7m
= target
->arch_info
;
136 if (armv7m
->pre_restore_context
)
137 armv7m
->pre_restore_context(target
);
139 for (i
= ARMV7NUMCOREREGS
-1; i
>= 0; i
--)
141 if (armv7m
->core_cache
->reg_list
[i
].dirty
)
143 armv7m
->write_core_reg(target
, i
);
147 if (armv7m
->post_restore_context
)
148 armv7m
->post_restore_context(target
);
153 /* Core state functions */
154 char *armv7m_exception_string(int number
)
156 static char enamebuf
[32];
158 if ((number
< 0) | (number
> 511))
159 return "Invalid exception";
161 return armv7m_exception_strings
[number
];
162 sprintf(enamebuf
, "External Interrupt(%i)", number
- 16);
166 int armv7m_get_core_reg(reg_t
*reg
)
169 armv7m_core_reg_t
*armv7m_reg
= reg
->arch_info
;
170 target_t
*target
= armv7m_reg
->target
;
171 armv7m_common_t
*armv7m_target
= target
->arch_info
;
173 if (target
->state
!= TARGET_HALTED
)
175 return ERROR_TARGET_NOT_HALTED
;
178 retval
= armv7m_target
->read_core_reg(target
, armv7m_reg
->num
);
183 int armv7m_set_core_reg(reg_t
*reg
, u8
*buf
)
185 armv7m_core_reg_t
*armv7m_reg
= reg
->arch_info
;
186 target_t
*target
= armv7m_reg
->target
;
187 u32 value
= buf_get_u32(buf
, 0, 32);
189 if (target
->state
!= TARGET_HALTED
)
191 return ERROR_TARGET_NOT_HALTED
;
194 buf_set_u32(reg
->value
, 0, 32, value
);
201 int armv7m_get_dummy_core_reg(reg_t
*reg
)
206 int armv7m_set_dummy_core_reg(reg_t
*reg
, u8
*buf
)
208 u32 value
= buf_get_u32(buf
, 0, 32);
209 buf_set_u32(reg
->value
, 0, 32, value
);
216 int armv7m_read_core_reg(struct target_s
*target
, int num
)
220 armv7m_core_reg_t
* armv7m_core_reg
;
222 /* get pointers to arch-specific information */
223 armv7m_common_t
*armv7m
= target
->arch_info
;
225 if ((num
< 0) || (num
>= ARMV7NUMCOREREGS
))
226 return ERROR_INVALID_ARGUMENTS
;
228 armv7m_core_reg
= armv7m
->core_cache
->reg_list
[num
].arch_info
;
229 retval
= armv7m
->load_core_reg_u32(target
, armv7m_core_reg
->type
, armv7m_core_reg
->num
, ®_value
);
230 buf_set_u32(armv7m
->core_cache
->reg_list
[num
].value
, 0, 32, reg_value
);
231 armv7m
->core_cache
->reg_list
[num
].valid
= 1;
232 armv7m
->core_cache
->reg_list
[num
].dirty
= 0;
237 int armv7m_write_core_reg(struct target_s
*target
, int num
)
241 armv7m_core_reg_t
*armv7m_core_reg
;
243 /* get pointers to arch-specific information */
244 armv7m_common_t
*armv7m
= target
->arch_info
;
246 if ((num
< 0) || (num
>= ARMV7NUMCOREREGS
))
247 return ERROR_INVALID_ARGUMENTS
;
249 reg_value
= buf_get_u32(armv7m
->core_cache
->reg_list
[num
].value
, 0, 32);
250 armv7m_core_reg
= armv7m
->core_cache
->reg_list
[num
].arch_info
;
251 retval
= armv7m
->store_core_reg_u32(target
, armv7m_core_reg
->type
, armv7m_core_reg
->num
, reg_value
);
252 if (retval
!= ERROR_OK
)
254 LOG_ERROR("JTAG failure");
255 armv7m
->core_cache
->reg_list
[num
].dirty
= armv7m
->core_cache
->reg_list
[num
].valid
;
256 return ERROR_JTAG_DEVICE_ERROR
;
258 LOG_DEBUG("write core reg %i value 0x%x", num
, reg_value
);
259 armv7m
->core_cache
->reg_list
[num
].valid
= 1;
260 armv7m
->core_cache
->reg_list
[num
].dirty
= 0;
265 int armv7m_invalidate_core_regs(target_t
*target
)
267 /* get pointers to arch-specific information */
268 armv7m_common_t
*armv7m
= target
->arch_info
;
271 for (i
= 0; i
< armv7m
->core_cache
->num_regs
; i
++)
273 armv7m
->core_cache
->reg_list
[i
].valid
= 0;
274 armv7m
->core_cache
->reg_list
[i
].dirty
= 0;
280 int armv7m_get_gdb_reg_list(target_t
*target
, reg_t
**reg_list
[], int *reg_list_size
)
282 /* get pointers to arch-specific information */
283 armv7m_common_t
*armv7m
= target
->arch_info
;
287 *reg_list
= malloc(sizeof(reg_t
*) * (*reg_list_size
));
289 for (i
= 0; i
< 16; i
++)
291 (*reg_list
)[i
] = &armv7m
->core_cache
->reg_list
[i
];
294 for (i
= 16; i
< 24; i
++)
296 (*reg_list
)[i
] = &armv7m_gdb_dummy_fp_reg
;
299 (*reg_list
)[24] = &armv7m_gdb_dummy_fps_reg
;
301 #ifdef ARMV7_GDB_HACKS
302 /* use dummy cpsr reg otherwise gdb may try and set the thumb bit */
303 (*reg_list
)[25] = &armv7m_gdb_dummy_cpsr_reg
;
305 /* ARMV7M is always in thumb mode, try to make GDB understand this
306 * if it does not support this arch */
307 armv7m
->core_cache
->reg_list
[15].value
[0] |= 1;
309 (*reg_list
)[25] = &armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
];
315 int armv7m_run_algorithm(struct target_s
*target
, int num_mem_params
, mem_param_t
*mem_params
, int num_reg_params
, reg_param_t
*reg_params
, u32 entry_point
, u32 exit_point
, int timeout_ms
, void *arch_info
)
317 /* get pointers to arch-specific information */
318 armv7m_common_t
*armv7m
= target
->arch_info
;
319 armv7m_algorithm_t
*armv7m_algorithm_info
= arch_info
;
320 enum armv7m_mode core_mode
= armv7m
->core_mode
;
321 int retval
= ERROR_OK
;
324 u32 context
[ARMV7NUMCOREREGS
];
326 if (armv7m_algorithm_info
->common_magic
!= ARMV7M_COMMON_MAGIC
)
328 LOG_ERROR("current target isn't an ARMV7M target");
329 return ERROR_TARGET_INVALID
;
332 if (target
->state
!= TARGET_HALTED
)
334 LOG_WARNING("target not halted");
335 return ERROR_TARGET_NOT_HALTED
;
338 /* refresh core register cache */
339 /* Not needed if core register cache is always consistent with target process state */
340 for (i
= 0; i
< ARMV7NUMCOREREGS
; i
++)
342 if (!armv7m
->core_cache
->reg_list
[i
].valid
)
343 armv7m
->read_core_reg(target
, i
);
344 context
[i
] = buf_get_u32(armv7m
->core_cache
->reg_list
[i
].value
, 0, 32);
347 for (i
= 0; i
< num_mem_params
; i
++)
349 target_write_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
352 for (i
= 0; i
< num_reg_params
; i
++)
354 reg_t
*reg
= register_get_by_name(armv7m
->core_cache
, reg_params
[i
].reg_name
, 0);
359 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
363 if (reg
->size
!= reg_params
[i
].size
)
365 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
369 regvalue
= buf_get_u32(reg_params
[i
].value
, 0, 32);
370 armv7m_set_core_reg(reg
, reg_params
[i
].value
);
373 if (armv7m_algorithm_info
->core_mode
!= ARMV7M_MODE_ANY
)
375 LOG_DEBUG("setting core_mode: 0x%2.2x", armv7m_algorithm_info
->core_mode
);
376 buf_set_u32(armv7m
->core_cache
->reg_list
[ARMV7M_CONTROL
].value
, 0, 1, armv7m_algorithm_info
->core_mode
);
377 armv7m
->core_cache
->reg_list
[ARMV7M_CONTROL
].dirty
= 1;
378 armv7m
->core_cache
->reg_list
[ARMV7M_CONTROL
].valid
= 1;
381 /* ARMV7M always runs in Thumb state */
382 if ((retval
= breakpoint_add(target
, exit_point
, 2, BKPT_SOFT
)) != ERROR_OK
)
384 LOG_ERROR("can't add breakpoint to finish algorithm execution");
385 return ERROR_TARGET_FAILURE
;
388 /* This code relies on the target specific resume() and poll()->debug_entry()
389 sequence to write register values to the processor and the read them back */
390 target_resume(target
, 0, entry_point
, 1, 1);
393 target_wait_state(target
, TARGET_HALTED
, timeout_ms
);
394 if (target
->state
!= TARGET_HALTED
)
396 if ((retval
=target_halt(target
))!=ERROR_OK
)
398 if ((retval
=target_wait_state(target
, TARGET_HALTED
, 500))!=ERROR_OK
)
402 return ERROR_TARGET_TIMEOUT
;
406 armv7m
->load_core_reg_u32(target
, ARMV7M_REGISTER_CORE_GP
, 15, &pc
);
407 if (pc
!= exit_point
)
409 LOG_DEBUG("failed algoritm halted at 0x%x ", pc
);
410 return ERROR_TARGET_TIMEOUT
;
413 breakpoint_remove(target
, exit_point
);
415 /* Read memory values to mem_params[] */
416 for (i
= 0; i
< num_mem_params
; i
++)
418 if (mem_params
[i
].direction
!= PARAM_OUT
)
419 target_read_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
422 /* Copy core register values to reg_params[] */
423 for (i
= 0; i
< num_reg_params
; i
++)
425 if (reg_params
[i
].direction
!= PARAM_OUT
)
427 reg_t
*reg
= register_get_by_name(armv7m
->core_cache
, reg_params
[i
].reg_name
, 0);
431 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
435 if (reg
->size
!= reg_params
[i
].size
)
437 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
441 buf_set_u32(reg_params
[i
].value
, 0, 32, buf_get_u32(reg
->value
, 0, 32));
445 for (i
= ARMV7NUMCOREREGS
-1; i
>= 0; i
--)
447 LOG_DEBUG("restoring register %s with value 0x%8.8x", armv7m
->core_cache
->reg_list
[i
].name
, context
[i
]);
448 buf_set_u32(armv7m
->core_cache
->reg_list
[i
].value
, 0, 32, context
[i
]);
449 armv7m
->core_cache
->reg_list
[i
].valid
= 1;
450 armv7m
->core_cache
->reg_list
[i
].dirty
= 1;
453 armv7m
->core_mode
= core_mode
;
458 int armv7m_arch_state(struct target_s
*target
)
460 /* get pointers to arch-specific information */
461 armv7m_common_t
*armv7m
= target
->arch_info
;
463 LOG_USER("target halted due to %s, current mode: %s %s\nxPSR: 0x%8.8x pc: 0x%8.8x",
464 Jim_Nvp_value2name_simple( nvp_target_debug_reason
,target
->debug_reason
)->name
,
465 armv7m_mode_strings
[armv7m
->core_mode
],
466 armv7m_exception_string(armv7m
->exception_number
),
467 buf_get_u32(armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
].value
, 0, 32),
468 buf_get_u32(armv7m
->core_cache
->reg_list
[15].value
, 0, 32));
473 reg_cache_t
*armv7m_build_reg_cache(target_t
*target
)
475 /* get pointers to arch-specific information */
476 armv7m_common_t
*armv7m
= target
->arch_info
;
478 int num_regs
= ARMV7NUMCOREREGS
;
479 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
480 reg_cache_t
*cache
= malloc(sizeof(reg_cache_t
));
481 reg_t
*reg_list
= malloc(sizeof(reg_t
) * num_regs
);
482 armv7m_core_reg_t
*arch_info
= malloc(sizeof(armv7m_core_reg_t
) * num_regs
);
485 if (armv7m_core_reg_arch_type
== -1)
487 armv7m_core_reg_arch_type
= register_reg_arch_type(armv7m_get_core_reg
, armv7m_set_core_reg
);
488 armv7m_dummy_core_reg_arch_type
= register_reg_arch_type(armv7m_get_dummy_core_reg
, armv7m_set_dummy_core_reg
);
490 armv7m_gdb_dummy_fp_reg
.arch_type
=armv7m_dummy_core_reg_arch_type
;
491 armv7m_gdb_dummy_fps_reg
.arch_type
=armv7m_dummy_core_reg_arch_type
;
492 armv7m_gdb_dummy_cpsr_reg
.arch_type
=armv7m_dummy_core_reg_arch_type
;
495 /* Build the process context cache */
496 cache
->name
= "arm v7m registers";
498 cache
->reg_list
= reg_list
;
499 cache
->num_regs
= num_regs
;
501 armv7m
->core_cache
= cache
;
503 for (i
= 0; i
< num_regs
; i
++)
505 arch_info
[i
] = armv7m_core_reg_list_arch_info
[i
];
506 arch_info
[i
].target
= target
;
507 arch_info
[i
].armv7m_common
= armv7m
;
508 reg_list
[i
].name
= armv7m_core_reg_list
[i
];
509 reg_list
[i
].size
= 32;
510 reg_list
[i
].value
= calloc(1, 4);
511 reg_list
[i
].dirty
= 0;
512 reg_list
[i
].valid
= 0;
513 reg_list
[i
].bitfield_desc
= NULL
;
514 reg_list
[i
].num_bitfields
= 0;
515 reg_list
[i
].arch_type
= armv7m_core_reg_arch_type
;
516 reg_list
[i
].arch_info
= &arch_info
[i
];
522 int armv7m_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
524 armv7m_build_reg_cache(target
);
529 int armv7m_init_arch_info(target_t
*target
, armv7m_common_t
*armv7m
)
531 /* register arch-specific functions */
533 target
->arch_info
= armv7m
;
534 armv7m
->read_core_reg
= armv7m_read_core_reg
;
535 armv7m
->write_core_reg
= armv7m_write_core_reg
;
540 int armv7m_register_commands(struct command_context_s
*cmd_ctx
)
545 int armv7m_checksum_memory(struct target_s
*target
, u32 address
, u32 count
, u32
* checksum
)
547 working_area_t
*crc_algorithm
;
548 armv7m_algorithm_t armv7m_info
;
549 reg_param_t reg_params
[2];
552 u16 cortex_m3_crc_code
[] = {
553 0x4602, /* mov r2, r0 */
554 0xF04F, 0x30FF, /* mov r0, #0xffffffff */
555 0x460B, /* mov r3, r1 */
556 0xF04F, 0x0400, /* mov r4, #0 */
557 0xE013, /* b ncomp */
559 0x5D11, /* ldrb r1, [r2, r4] */
560 0xF8DF, 0x7028, /* ldr r7, CRC32XOR */
561 0xEA80, 0x6001, /* eor r0, r0, r1, asl #24 */
563 0xF04F, 0x0500, /* mov r5, #0 */
565 0x2800, /* cmp r0, #0 */
566 0xEA4F, 0x0640, /* mov r6, r0, asl #1 */
567 0xF105, 0x0501, /* add r5, r5, #1 */
568 0x4630, /* mov r0, r6 */
570 0xEA86, 0x0007, /* eor r0, r6, r7 */
571 0x2D08, /* cmp r5, #8 */
572 0xD1F4, /* bne loop */
574 0xF104, 0x0401, /* add r4, r4, #1 */
576 0x429C, /* cmp r4, r3 */
577 0xD1E9, /* bne nbyte */
580 0x1DB7, 0x04C1 /* CRC32XOR: .word 0x04C11DB7 */
585 if (target_alloc_working_area(target
, sizeof(cortex_m3_crc_code
), &crc_algorithm
) != ERROR_OK
)
587 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
590 /* convert flash writing code into a buffer in target endianness */
591 for (i
= 0; i
< (sizeof(cortex_m3_crc_code
)/sizeof(u16
)); i
++)
592 target_write_u16(target
, crc_algorithm
->address
+ i
*sizeof(u16
), cortex_m3_crc_code
[i
]);
594 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
595 armv7m_info
.core_mode
= ARMV7M_MODE_ANY
;
597 init_reg_param(®_params
[0], "r0", 32, PARAM_IN_OUT
);
598 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
600 buf_set_u32(reg_params
[0].value
, 0, 32, address
);
601 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
603 if ((retval
= target
->type
->run_algorithm(target
, 0, NULL
, 2, reg_params
,
604 crc_algorithm
->address
, crc_algorithm
->address
+ (sizeof(cortex_m3_crc_code
)-6), 20000, &armv7m_info
)) != ERROR_OK
)
606 LOG_ERROR("error executing cortex_m3 crc algorithm");
607 destroy_reg_param(®_params
[0]);
608 destroy_reg_param(®_params
[1]);
609 target_free_working_area(target
, crc_algorithm
);
613 *checksum
= buf_get_u32(reg_params
[0].value
, 0, 32);
615 destroy_reg_param(®_params
[0]);
616 destroy_reg_param(®_params
[1]);
618 target_free_working_area(target
, crc_algorithm
);
623 int armv7m_blank_check_memory(struct target_s
*target
, u32 address
, u32 count
, u32
* blank
)
625 working_area_t
*erase_check_algorithm
;
626 reg_param_t reg_params
[3];
627 armv7m_algorithm_t armv7m_info
;
631 u16 erase_check_code
[] =
634 0xF810, 0x3B01, /* ldrb r3, [r0], #1 */
635 0xEA02, 0x0203, /* and r2, r2, r3 */
636 0x3901, /* subs r1, r1, #1 */
637 0xD1F9, /* bne loop */
642 /* make sure we have a working area */
643 if (target_alloc_working_area(target
, sizeof(erase_check_code
), &erase_check_algorithm
) != ERROR_OK
)
645 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
648 /* convert flash writing code into a buffer in target endianness */
649 for (i
= 0; i
< (sizeof(erase_check_code
)/sizeof(u16
)); i
++)
650 target_write_u16(target
, erase_check_algorithm
->address
+ i
*sizeof(u16
), erase_check_code
[i
]);
652 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
653 armv7m_info
.core_mode
= ARMV7M_MODE_ANY
;
655 init_reg_param(®_params
[0], "r0", 32, PARAM_OUT
);
656 buf_set_u32(reg_params
[0].value
, 0, 32, address
);
658 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
659 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
661 init_reg_param(®_params
[2], "r2", 32, PARAM_IN_OUT
);
662 buf_set_u32(reg_params
[2].value
, 0, 32, 0xff);
664 if ((retval
= target
->type
->run_algorithm(target
, 0, NULL
, 3, reg_params
,
665 erase_check_algorithm
->address
, erase_check_algorithm
->address
+ (sizeof(erase_check_code
)-2), 10000, &armv7m_info
)) != ERROR_OK
)
667 destroy_reg_param(®_params
[0]);
668 destroy_reg_param(®_params
[1]);
669 destroy_reg_param(®_params
[2]);
670 target_free_working_area(target
, erase_check_algorithm
);
674 *blank
= buf_get_u32(reg_params
[2].value
, 0, 32);
676 destroy_reg_param(®_params
[0]);
677 destroy_reg_param(®_params
[1]);
678 destroy_reg_param(®_params
[2]);
680 target_free_working_area(target
, erase_check_algorithm
);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)