1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
4 * Copyright (C) 2006 by Magnus Lundin *
7 * This program is free software; you can redistribute it and/or modify *
8 * it under the terms of the GNU General Public License as published by *
9 * the Free Software Foundation; either version 2 of the License, or *
10 * (at your option) any later version. *
12 * This program is distributed in the hope that it will be useful, *
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
15 * GNU General Public License for more details. *
17 * You should have received a copy of the GNU General Public License *
18 * along with this program; if not, write to the *
19 * Free Software Foundation, Inc., *
20 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
21 ***************************************************************************/
26 #include "replacements.h"
39 #define _DEBUG_INSTRUCTION_EXECUTION_
42 char* armv7m_mode_strings
[] =
47 char* armv7m_state_strings
[] =
52 char* armv7m_exception_strings
[] =
54 "", "Reset", "NMI", "HardFault", "MemManage", "BusFault", "UsageFault", "RESERVED", "RESERVED", "RESERVED", "RESERVED",
55 "SVCall", "DebugMonitor", "RESERVED", "PendSV", "SysTick"
58 char* armv7m_core_reg_list
[] =
60 /* Registers accessed through core debug */
61 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12",
64 /* Registers accessed through MSR instructions */
65 // "apsr", "iapsr", "ipsr", "epsr",
66 "primask", "basepri", "faultmask", "control"
69 char* armv7m_core_dbgreg_list
[] =
71 /* Registers accessed through core debug */
72 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12",
75 /* Registers accessed through MSR instructions */
76 // "dbg_apsr", "iapsr", "ipsr", "epsr",
77 "primask", "basepri", "faultmask", "dbg_control"
80 u8 armv7m_gdb_dummy_fp_value
[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
82 reg_t armv7m_gdb_dummy_fp_reg
=
84 "GDB dummy floating-point register", armv7m_gdb_dummy_fp_value
, 0, 1, 96, NULL
, 0, NULL
, 0
87 armv7m_core_reg_t armv7m_core_reg_list_arch_info
[] =
89 /* CORE_GP are accesible using the core debug registers */
90 {0, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
91 {1, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
92 {2, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
93 {3, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
94 {4, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
95 {5, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
96 {6, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
97 {7, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
98 {8, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
99 {9, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
100 {10, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
101 {11, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
102 {12, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
103 {13, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
104 {14, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
105 {15, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
107 {16, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* xPSR */
108 {17, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* MSP */
109 {18, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* PSP */
111 /* CORE_SP are accesible using MSR and MRS instructions */
112 // {0x00, ARMV7M_REGISTER_CORE_SP, ARMV7M_MODE_ANY, NULL, NULL}, /* APSR */
113 // {0x01, ARMV7M_REGISTER_CORE_SP, ARMV7M_MODE_ANY, NULL, NULL}, /* IAPSR */
114 // {0x05, ARMV7M_REGISTER_CORE_SP, ARMV7M_MODE_ANY, NULL, NULL}, /* IPSR */
115 // {0x06, ARMV7M_REGISTER_CORE_SP, ARMV7M_MODE_ANY, NULL, NULL}, /* EPSR */
117 {0x10, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* PRIMASK */
118 {0x11, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* BASEPRI */
119 {0x13, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* FAULTMASK */
120 {0x14, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
} /* CONTROL */
123 int armv7m_core_reg_arch_type
= -1;
126 /* Keep different contexts for the process being debugged and debug algorithms */
127 enum armv7m_runcontext
armv7m_get_context(target_t
*target
)
129 /* get pointers to arch-specific information */
130 armv7m_common_t
*armv7m
= target
->arch_info
;
132 if (armv7m
->process_context
== armv7m
->core_cache
) return ARMV7M_PROCESS_CONTEXT
;
133 if (armv7m
->debug_context
== armv7m
->core_cache
) return ARMV7M_DEBUG_CONTEXT
;
135 ERROR("Invalid runcontext");
139 int armv7m_use_context(target_t
*target
, enum armv7m_runcontext new_ctx
)
142 /* get pointers to arch-specific information */
143 armv7m_common_t
*armv7m
= target
->arch_info
;
145 if ((target
->state
!= TARGET_HALTED
) && (target
->state
!= TARGET_RESET
))
147 WARNING("target not halted, switch context ");
148 return ERROR_TARGET_NOT_HALTED
;
151 if (new_ctx
== armv7m_get_context(target
))
156 case ARMV7M_PROCESS_CONTEXT
:
157 armv7m
->core_cache
= armv7m
->process_context
;
159 case ARMV7M_DEBUG_CONTEXT
:
160 armv7m
->core_cache
= armv7m
->debug_context
;
163 ERROR("Invalid runcontext");
166 /* Mark registers in new context as dirty to force reload when run */
168 for (i
= 0; i
< armv7m
->core_cache
->num_regs
-1; i
++) /* EXCLUDE CONTROL TODOLATER : CHECK THIS */
170 armv7m
->core_cache
->reg_list
[i
].dirty
= 1;
176 /* Core state functions */
178 char *armv7m_exception_string(int number
)
180 if ((number
<0)|(number
>511)) return "Invalid exception";
181 if (number
<16) return armv7m_exception_strings
[number
];
182 sprintf(enamebuf
,"External Interrupt(%i)",number
-16);
186 int armv7m_get_core_reg(reg_t
*reg
)
189 armv7m_core_reg_t
*armv7m_reg
= reg
->arch_info
;
190 target_t
*target
= armv7m_reg
->target
;
191 armv7m_common_t
*armv7m_target
= target
->arch_info
;
193 if (target
->state
!= TARGET_HALTED
)
195 return ERROR_TARGET_NOT_HALTED
;
198 retval
= armv7m_target
->read_core_reg(target
, armv7m_reg
->num
);
203 int armv7m_set_core_reg(reg_t
*reg
, u8
*buf
)
205 armv7m_core_reg_t
*armv7m_reg
= reg
->arch_info
;
206 target_t
*target
= armv7m_reg
->target
;
207 armv7m_common_t
*armv7m_target
= target
->arch_info
;
208 u32 value
= buf_get_u32(buf
, 0, 32);
210 if (target
->state
!= TARGET_HALTED
)
212 return ERROR_TARGET_NOT_HALTED
;
215 buf_set_u32(reg
->value
, 0, 32, value
);
222 int armv7m_read_core_reg(struct target_s
*target
, int num
)
226 armv7m_core_reg_t
* armv7m_core_reg
;
228 /* get pointers to arch-specific information */
229 armv7m_common_t
*armv7m
= target
->arch_info
;
231 if ((num
< 0) || (num
>= ARMV7NUMCOREREGS
))
232 return ERROR_INVALID_ARGUMENTS
;
234 armv7m_core_reg
= armv7m
->core_cache
->reg_list
[num
].arch_info
;
235 retval
= armv7m
->load_core_reg_u32(target
, armv7m_core_reg
->type
, armv7m_core_reg
->num
, ®_value
);
236 buf_set_u32(armv7m
->core_cache
->reg_list
[num
].value
, 0, 32, reg_value
);
237 armv7m
->core_cache
->reg_list
[num
].valid
=1;
238 armv7m
->core_cache
->reg_list
[num
].dirty
=0;
243 int armv7m_write_core_reg(struct target_s
*target
, int num
)
247 armv7m_core_reg_t
* armv7m_core_reg
;
249 /* get pointers to arch-specific information */
250 armv7m_common_t
*armv7m
= target
->arch_info
;
252 if ((num
< 0) || (num
>= ARMV7NUMCOREREGS
))
253 return ERROR_INVALID_ARGUMENTS
;
256 reg_value
= buf_get_u32(armv7m
->core_cache
->reg_list
[num
].value
, 0, 32);
257 armv7m_core_reg
= armv7m
->core_cache
->reg_list
[num
].arch_info
;
258 retval
= armv7m
->store_core_reg_u32(target
, armv7m_core_reg
->type
, armv7m_core_reg
->num
, reg_value
);
259 if (retval
!= ERROR_OK
)
261 ERROR("JTAG failure");
262 armv7m
->core_cache
->reg_list
[num
].dirty
=1;
263 return ERROR_JTAG_DEVICE_ERROR
;
265 DEBUG("write core reg %i value 0x%x",num
,reg_value
);
266 armv7m
->core_cache
->reg_list
[num
].valid
=1;
267 armv7m
->core_cache
->reg_list
[num
].dirty
=0;
275 int armv7m_invalidate_core_regs(target_t
*target
)
277 /* get pointers to arch-specific information */
278 armv7m_common_t
*armv7m
= target
->arch_info
;
281 for (i
= 0; i
< armv7m
->core_cache
->num_regs
; i
++)
283 armv7m
->core_cache
->reg_list
[i
].valid
= 0;
284 armv7m
->core_cache
->reg_list
[i
].dirty
= 0;
291 int armv7m_get_gdb_reg_list(target_t
*target
, reg_t
**reg_list
[], int *reg_list_size
)
293 /* get pointers to arch-specific information */
294 armv7m_common_t
*armv7m
= target
->arch_info
;
298 if (target
->state
!= TARGET_HALTED
)
300 return ERROR_TARGET_NOT_HALTED
;
304 *reg_list
= malloc(sizeof(reg_t
*) * (*reg_list_size
));
306 /* TODOLATER correct list of registers, names ? */
307 for (i
= 0; i
< *reg_list_size
; i
++)
309 if (i
<ARMV7NUMCOREREGS
)
310 (*reg_list
)[i
] = &armv7m
->process_context
->reg_list
[i
];
311 //(*reg_list)[i] = &armv7m->core_cache->reg_list[i];
313 (*reg_list
)[i
] = &armv7m_gdb_dummy_fp_reg
;
315 /* ARMV7M is always in thumb mode, try to make GDB understand this if it does not support this arch */
316 //armv7m->core_cache->reg_list[15].value[0] |= 1;
317 armv7m
->process_context
->reg_list
[15].value
[0] |= 1;
318 //armv7m->core_cache->reg_list[ARMV7M_xPSR].value[0] = (1<<5);
319 //armv7m->process_context->reg_list[ARMV7M_xPSR].value[0] = (1<<5);
320 (*reg_list
)[25] = &armv7m
->process_context
->reg_list
[ARMV7M_xPSR
];
321 //(*reg_list)[25] = &armv7m->process_context->reg_list[ARMV7M_xPSR];
325 int armv7m_run_algorithm(struct target_s
*target
, int num_mem_params
, mem_param_t
*mem_params
, int num_reg_params
, reg_param_t
*reg_params
, u32 entry_point
, u32 exit_point
, int timeout_ms
, void *arch_info
)
327 // get pointers to arch-specific information
328 armv7m_common_t
*armv7m
= target
->arch_info
;
329 armv7m_algorithm_t
*armv7m_algorithm_info
= arch_info
;
330 enum armv7m_state core_state
= armv7m
->core_state
;
331 enum armv7m_mode core_mode
= armv7m
->core_mode
;
332 int retval
= ERROR_OK
;
334 int exit_breakpoint_size
= 0;
337 armv7m
->core_state
= core_state
;
338 armv7m
->core_mode
= core_mode
;
340 if (armv7m_algorithm_info
->common_magic
!= ARMV7M_COMMON_MAGIC
)
342 ERROR("current target isn't an ARMV7M target");
343 return ERROR_TARGET_INVALID
;
346 if (target
->state
!= TARGET_HALTED
)
348 WARNING("target not halted");
349 return ERROR_TARGET_NOT_HALTED
;
352 /* refresh core register cache */
353 /* Not needed if core register cache is always consistent with target process state */
354 armv7m_use_context(target
, ARMV7M_DEBUG_CONTEXT
);
356 for (i
= 0; i
< num_mem_params
; i
++)
358 target_write_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
361 for (i
= 0; i
< num_reg_params
; i
++)
363 reg_t
*reg
= register_get_by_name(armv7m
->core_cache
, reg_params
[i
].reg_name
, 0);
364 //reg_t *reg = register_get_by_name(armv7m->debug_context, reg_params[i].reg_name, 0);
365 //armv7m_core_reg_t * armv7m_core_reg = reg->arch_info;
370 ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
374 if (reg
->size
!= reg_params
[i
].size
)
376 ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
380 regvalue
= buf_get_u32(reg_params
[i
].value
, 0, 32);
381 //armv7m->store_core_reg_u32(target, armv7m_core_reg->type, armv7m_core_reg->num, regvalue);
382 armv7m_set_core_reg(reg
, reg_params
[i
].value
);
385 /* ARMV7M always runs in Tumb state */
386 exit_breakpoint_size
= 2;
387 if ((retval
= breakpoint_add(target
, exit_point
, exit_breakpoint_size
, BKPT_SOFT
)) != ERROR_OK
)
389 ERROR("can't add breakpoint to finish algorithm execution");
390 return ERROR_TARGET_FAILURE
;
393 /* This code relies on the target specific resume() and poll()->debug_entry()
394 sequence to write register values to the processor and the read them back */
395 target
->type
->resume(target
, 0, entry_point
, 1, 1);
396 target
->type
->poll(target
);
398 while (target
->state
!= TARGET_HALTED
)
401 target
->type
->poll(target
);
402 if ((timeout_ms
-= 5) <= 0)
404 ERROR("timeout waiting for algorithm to complete, trying to halt target");
405 target
->type
->halt(target
);
407 while (target
->state
!= TARGET_HALTED
)
410 target
->type
->poll(target
);
411 if ((timeout_ms
-= 10) <= 0)
413 ERROR("target didn't reenter debug state, exiting");
417 armv7m
->load_core_reg_u32(target
, ARMV7M_REGISTER_CORE_GP
, 15, &pc
);
418 DEBUG("failed algoritm halted at 0x%x ",pc
);
419 retval
= ERROR_TARGET_TIMEOUT
;
423 breakpoint_remove(target
, exit_point
);
425 /* Read memory values to mem_params[] */
426 for (i
= 0; i
< num_mem_params
; i
++)
428 if (mem_params
[i
].direction
!= PARAM_OUT
)
429 target_read_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
432 /* Copy core register values to reg_params[] */
433 for (i
= 0; i
< num_reg_params
; i
++)
435 if (reg_params
[i
].direction
!= PARAM_OUT
)
437 //reg_t *reg = register_get_by_name(armv7m->core_cache, reg_params[i].reg_name, 0);
438 reg_t
*reg
= register_get_by_name(armv7m
->debug_context
, reg_params
[i
].reg_name
, 0);
443 ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
447 if (reg
->size
!= reg_params
[i
].size
)
449 ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
453 armv7m_core_reg_t
* armv7m_core_reg
= reg
->arch_info
;
454 //armv7m->load_core_reg_u32(target, armv7m_core_reg->type, armv7m_core_reg->num, ®value);
455 //buf_set_u32(reg_params[i].value, 0, 32, regvalue);
456 buf_set_u32(reg_params
[i
].value
, 0, 32, buf_get_u32(reg
->value
, 0, 32));
460 /* Mark all core registers !! except control !! as valid but dirty */
461 /* This will be done by armv7m_use_context in resume function */
462 //for (i = 0; i < armv7m->core_cache->num_regs-1; i++)
464 // armv7m->core_cache->reg_list[i].dirty = 1;
468 // ????armv7m->core_state = core_state;
469 // ????armv7m->core_mode = core_mode;
475 int armv7m_arch_state(struct target_s
*target
, char *buf
, int buf_size
)
477 /* get pointers to arch-specific information */
478 armv7m_common_t
*armv7m
= target
->arch_info
;
480 snprintf(buf
, buf_size
,
481 "target halted in %s state due to %s, current mode: %s %s\nxPSR: 0x%8.8x pc: 0x%8.8x",
482 armv7m_state_strings
[armv7m
->core_state
],
483 target_debug_reason_strings
[target
->debug_reason
],
484 armv7m_mode_strings
[armv7m
->core_mode
],
485 armv7m_exception_string(armv7m
->exception_number
),
486 buf_get_u32(armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
].value
, 0, 32),
487 buf_get_u32(armv7m
->core_cache
->reg_list
[15].value
, 0, 32));
492 reg_cache_t
*armv7m_build_reg_cache(target_t
*target
)
495 /* get pointers to arch-specific information */
496 armv7m_common_t
*armv7m
= target
->arch_info
;
497 arm_jtag_t
*jtag_info
= &armv7m
->jtag_info
;
499 int num_regs
= ARMV7NUMCOREREGS
;
500 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
501 reg_cache_t
*cache
= malloc(sizeof(reg_cache_t
));
502 reg_t
*reg_list
= malloc(sizeof(reg_t
) * num_regs
);
503 armv7m_core_reg_t
*arch_info
= malloc(sizeof(armv7m_core_reg_t
) * num_regs
);
506 if (armv7m_core_reg_arch_type
== -1)
507 armv7m_core_reg_arch_type
= register_reg_arch_type(armv7m_get_core_reg
, armv7m_set_core_reg
);
509 /* Build the process context cache */
510 cache
->name
= "arm v7m registers";
512 cache
->reg_list
= reg_list
;
513 cache
->num_regs
= num_regs
;
515 armv7m
->core_cache
= cache
;
516 armv7m
->process_context
= cache
;
518 for (i
= 0; i
< num_regs
; i
++)
520 arch_info
[i
] = armv7m_core_reg_list_arch_info
[i
];
521 arch_info
[i
].target
= target
;
522 arch_info
[i
].armv7m_common
= armv7m
;
523 reg_list
[i
].name
= armv7m_core_reg_list
[i
];
524 reg_list
[i
].size
= 32;
525 reg_list
[i
].value
= calloc(1, 4);
526 reg_list
[i
].dirty
= 0;
527 reg_list
[i
].valid
= 0;
528 reg_list
[i
].bitfield_desc
= NULL
;
529 reg_list
[i
].num_bitfields
= 0;
530 reg_list
[i
].arch_type
= armv7m_core_reg_arch_type
;
531 reg_list
[i
].arch_info
= &arch_info
[i
];
534 /* Build the debug context cache*/
535 cache
= malloc(sizeof(reg_cache_t
));
536 reg_list
= malloc(sizeof(reg_t
) * num_regs
);
538 cache
->name
= "arm v7m debug registers";
540 cache
->reg_list
= reg_list
;
541 cache
->num_regs
= num_regs
;
542 armv7m
->debug_context
= cache
;
543 armv7m
->process_context
->next
= cache
;
545 for (i
= 0; i
< num_regs
; i
++)
547 reg_list
[i
].name
= armv7m_core_dbgreg_list
[i
];
548 reg_list
[i
].size
= 32;
549 reg_list
[i
].value
= calloc(1, 4);
550 reg_list
[i
].dirty
= 0;
551 reg_list
[i
].valid
= 0;
552 reg_list
[i
].bitfield_desc
= NULL
;
553 reg_list
[i
].num_bitfields
= 0;
554 reg_list
[i
].arch_type
= armv7m_core_reg_arch_type
;
555 reg_list
[i
].arch_info
= &arch_info
[i
];
561 int armv7m_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
564 armv7m_build_reg_cache(target
);
570 int armv7m_init_arch_info(target_t
*target
, armv7m_common_t
*armv7m
)
573 /* register arch-specific functions */
575 target
->arch_info
= armv7m
;
576 armv7m
->core_state
= ARMV7M_STATE_THUMB
;
577 armv7m
->read_core_reg
= armv7m_read_core_reg
;
578 armv7m
->write_core_reg
= armv7m_write_core_reg
;
584 int armv7m_register_commands(struct command_context_s
*cmd_ctx
)
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)