1 /***************************************************************************
2 * Copyright (C) 2008 digenius technology GmbH. *
5 * Copyright (C) 2008 Georg Acher <acher@in.tum.de> *
7 * This program is free software; you can redistribute it and/or modify *
8 * it under the terms of the GNU General Public License as published by *
9 * the Free Software Foundation; either version 2 of the License, or *
10 * (at your option) any later version. *
12 * This program is distributed in the hope that it will be useful, *
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
15 * GNU General Public License for more details. *
17 * You should have received a copy of the GNU General Public License *
18 * along with this program; if not, write to the *
19 * Free Software Foundation, Inc., *
20 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
21 ***************************************************************************/
28 /* TEMPORARY -- till we switch to the shared infrastructure */
29 #define ARM11_REGCACHE_COUNT 20
31 #define ARM11_TAP_DEFAULT TAP_INVALID
33 #define CHECK_RETVAL(action) \
35 int __retval = (action); \
36 if (__retval != ERROR_OK) { \
37 LOG_DEBUG("error while calling \"%s\"", \
43 struct arm11_register_history
49 enum arm11_debug_version
51 ARM11_DEBUG_V6
= 0x01,
52 ARM11_DEBUG_V61
= 0x02,
53 ARM11_DEBUG_V7
= 0x03,
54 ARM11_DEBUG_V7_CP14
= 0x04,
60 struct target
* target
; /**< Reference back to the owner */
62 /** \name Processor type detection */
65 size_t brp
; /**< Number of Breakpoint Register Pairs from DIDR */
66 size_t wrp
; /**< Number of Watchpoint Register Pairs from DIDR */
70 uint32_t last_dscr
; /**< Last retrieved DSCR value;
71 Use only for debug message generation */
73 bool simulate_reset_on_next_halt
; /**< Perform cleanups of the ARM state on next halt */
75 /** \name Shadow registers to save processor state */
78 struct reg
* reg_list
; /**< target register list */
79 uint32_t reg_values
[ARM11_REGCACHE_COUNT
]; /**< data for registers */
83 struct arm11_register_history
84 reg_history
[ARM11_REGCACHE_COUNT
]; /**< register state before last resume */
86 size_t free_brps
; /**< keep track of breakpoints allocated by arm11_add_breakpoint() */
87 size_t free_wrps
; /**< keep track of breakpoints allocated by arm11_add_watchpoint() */
90 struct reg_cache
*core_cache
;
92 struct arm_jtag jtag_info
;
95 static inline struct arm11_common
*target_to_arm11(struct target
*target
)
97 return container_of(target
->arch_info
, struct arm11_common
,
102 * ARM11 DBGTAP instructions
104 * http://infocenter.arm.com/help/topic/com.arm.doc.ddi0301f/I1006229.html
106 enum arm11_instructions
110 ARM11_RESTART
= 0x04,
120 ARM11_DSCR_CORE_HALTED
= 1 << 0,
121 ARM11_DSCR_CORE_RESTARTED
= 1 << 1,
123 ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_MASK
= 0x0F << 2,
124 ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_HALT
= 0x00 << 2,
125 ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_BREAKPOINT
= 0x01 << 2,
126 ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_WATCHPOINT
= 0x02 << 2,
127 ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_BKPT_INSTRUCTION
= 0x03 << 2,
128 ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_EDBGRQ
= 0x04 << 2,
129 ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_VECTOR_CATCH
= 0x05 << 2,
131 ARM11_DSCR_STICKY_PRECISE_DATA_ABORT
= 1 << 6,
132 ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT
= 1 << 7,
133 ARM11_DSCR_INTERRUPTS_DISABLE
= 1 << 11,
134 ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE
= 1 << 13,
135 ARM11_DSCR_MODE_SELECT
= 1 << 14,
136 ARM11_DSCR_WDTR_FULL
= 1 << 29,
137 ARM11_DSCR_RDTR_FULL
= 1 << 30,
142 ARM11_CPSR_T
= 1 << 5,
143 ARM11_CPSR_J
= 1 << 24,
154 ARM11_SC7_WCR0
= 112,
157 struct arm11_reg_state
160 struct target
* target
;
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)