Code Review / openocd.git / blob
? search:
summary | shortlog | log | commit | commitdiff | review | tree
history | raw | HEAD
aarch64: report the correct reason for halting after singlestep
[openocd.git] / src / target / aarch64.c
1 /***************************************************************************
2 * Copyright (C) 2015 by David Ung *
3 * *
4 * This program is free software; you can redistribute it and/or modify *
5 * it under the terms of the GNU General Public License as published by *
6 * the Free Software Foundation; either version 2 of the License, or *
7 * (at your option) any later version. *
8 * *
9 * This program is distributed in the hope that it will be useful, *
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
12 * GNU General Public License for more details. *
13 * *
14 * You should have received a copy of the GNU General Public License *
15 * along with this program; if not, write to the *
16 * Free Software Foundation, Inc., *
17 * *
18 ***************************************************************************/
19
20 #ifdef HAVE_CONFIG_H
21 #include "config.h"
22 #endif
23
24 #include "breakpoints.h"
25 #include "aarch64.h"
26 #include "register.h"
27 #include "target_request.h"
28 #include "target_type.h"
29 #include "armv8_opcodes.h"
30 #include <helper/time_support.h>
31
32 static int aarch64_poll(struct target *target);
33 static int aarch64_debug_entry(struct target *target);
34 static int aarch64_restore_context(struct target *target, bool bpwp);
35 static int aarch64_set_breakpoint(struct target *target,
36 struct breakpoint *breakpoint, uint8_t matchmode);
37 static int aarch64_set_context_breakpoint(struct target *target,
38 struct breakpoint *breakpoint, uint8_t matchmode);
39 static int aarch64_set_hybrid_breakpoint(struct target *target,
40 struct breakpoint *breakpoint);
41 static int aarch64_unset_breakpoint(struct target *target,
42 struct breakpoint *breakpoint);
43 static int aarch64_mmu(struct target *target, int *enabled);
44 static int aarch64_virt2phys(struct target *target,
45 target_addr_t virt, target_addr_t *phys);
46 static int aarch64_read_apb_ap_memory(struct target *target,
47 uint64_t address, uint32_t size, uint32_t count, uint8_t *buffer);
48 static int aarch64_instr_write_data_r0(struct arm_dpm *dpm,
49 uint32_t opcode, uint32_t data);
50
51 static int aarch64_restore_system_control_reg(struct target *target)
52 {
53 int retval = ERROR_OK;
54
55 struct aarch64_common *aarch64 = target_to_aarch64(target);
56 struct armv8_common *armv8 = target_to_armv8(target);
57
58 if (aarch64->system_control_reg != aarch64->system_control_reg_curr) {
59 aarch64->system_control_reg_curr = aarch64->system_control_reg;
60 /* LOG_INFO("cp15_control_reg: %8.8" PRIx32, cortex_v8->cp15_control_reg); */
61
62 switch (armv8->arm.core_mode) {
63 case ARMV8_64_EL0T:
64 case ARMV8_64_EL1T:
65 case ARMV8_64_EL1H:
66 retval = armv8->arm.msr(target, 3, /*op 0*/
67 0, 1, /* op1, op2 */
68 0, 0, /* CRn, CRm */
69 aarch64->system_control_reg);
70 if (retval != ERROR_OK)
71 return retval;
72 break;
73 case ARMV8_64_EL2T:
74 case ARMV8_64_EL2H:
75 retval = armv8->arm.msr(target, 3, /*op 0*/
76 4, 1, /* op1, op2 */
77 0, 0, /* CRn, CRm */
78 aarch64->system_control_reg);
79 if (retval != ERROR_OK)
80 return retval;
81 break;
82 case ARMV8_64_EL3H:
83 case ARMV8_64_EL3T:
84 retval = armv8->arm.msr(target, 3, /*op 0*/
85 6, 1, /* op1, op2 */
86 0, 0, /* CRn, CRm */
87 aarch64->system_control_reg);
88 if (retval != ERROR_OK)
89 return retval;
90 break;
91 default:
92 LOG_DEBUG("unknow cpu state 0x%x" PRIx32, armv8->arm.core_state);
93 }
94 }
95 return retval;
96 }
97
98 /* check address before aarch64_apb read write access with mmu on
99 * remove apb predictible data abort */
100 static int aarch64_check_address(struct target *target, uint32_t address)
101 {
102 /* TODO */
103 return ERROR_OK;
104 }
105 /* modify system_control_reg in order to enable or disable mmu for :
106 * - virt2phys address conversion
107 * - read or write memory in phys or virt address */
108 static int aarch64_mmu_modify(struct target *target, int enable)
109 {
110 struct aarch64_common *aarch64 = target_to_aarch64(target);
111 struct armv8_common *armv8 = &aarch64->armv8_common;
112 int retval = ERROR_OK;
113
114 if (enable) {
115 /* if mmu enabled at target stop and mmu not enable */
116 if (!(aarch64->system_control_reg & 0x1U)) {
117 LOG_ERROR("trying to enable mmu on target stopped with mmu disable");
118 return ERROR_FAIL;
119 }
120 if (!(aarch64->system_control_reg_curr & 0x1U)) {
121 aarch64->system_control_reg_curr |= 0x1U;
122 switch (armv8->arm.core_mode) {
123 case ARMV8_64_EL0T:
124 case ARMV8_64_EL1T:
125 case ARMV8_64_EL1H:
126 retval = armv8->arm.msr(target, 3, /*op 0*/
127 0, 0, /* op1, op2 */
128 1, 0, /* CRn, CRm */
129 aarch64->system_control_reg_curr);
130 if (retval != ERROR_OK)
131 return retval;
132 break;
133 case ARMV8_64_EL2T:
134 case ARMV8_64_EL2H:
135 retval = armv8->arm.msr(target, 3, /*op 0*/
136 4, 0, /* op1, op2 */
137 1, 0, /* CRn, CRm */
138 aarch64->system_control_reg_curr);
139 if (retval != ERROR_OK)
140 return retval;
141 break;
142 case ARMV8_64_EL3H:
143 case ARMV8_64_EL3T:
144 retval = armv8->arm.msr(target, 3, /*op 0*/
145 6, 0, /* op1, op2 */
146 1, 0, /* CRn, CRm */
147 aarch64->system_control_reg_curr);
148 if (retval != ERROR_OK)
149 return retval;
150 break;
151 default:
152 LOG_DEBUG("unknow cpu state 0x%x" PRIx32, armv8->arm.core_state);
153 }
154 }
155 } else {
156 if (aarch64->system_control_reg_curr & 0x4U) {
157 /* data cache is active */
158 aarch64->system_control_reg_curr &= ~0x4U;
159 /* flush data cache armv7 function to be called */
160 if (armv8->armv8_mmu.armv8_cache.flush_all_data_cache)
161 armv8->armv8_mmu.armv8_cache.flush_all_data_cache(target);
162 }
163 if ((aarch64->system_control_reg_curr & 0x1U)) {
164 aarch64->system_control_reg_curr &= ~0x1U;
165 switch (armv8->arm.core_mode) {
166 case ARMV8_64_EL0T:
167 case ARMV8_64_EL1T:
168 case ARMV8_64_EL1H:
169 retval = armv8->arm.msr(target, 3, /*op 0*/
170 0, 0, /* op1, op2 */
171 1, 0, /* CRn, CRm */
172 aarch64->system_control_reg_curr);
173 if (retval != ERROR_OK)
174 return retval;
175 break;
176 case ARMV8_64_EL2T:
177 case ARMV8_64_EL2H:
178 retval = armv8->arm.msr(target, 3, /*op 0*/
179 4, 0, /* op1, op2 */
180 1, 0, /* CRn, CRm */
181 aarch64->system_control_reg_curr);
182 if (retval != ERROR_OK)
183 return retval;
184 break;
185 case ARMV8_64_EL3H:
186 case ARMV8_64_EL3T:
187 retval = armv8->arm.msr(target, 3, /*op 0*/
188 6, 0, /* op1, op2 */
189 1, 0, /* CRn, CRm */
190 aarch64->system_control_reg_curr);
191 if (retval != ERROR_OK)
192 return retval;
193 break;
194 default:
195 LOG_DEBUG("unknow cpu state 0x%x" PRIx32, armv8->arm.core_state);
196 break;
197 }
198 }
199 }
200 return retval;
201 }
202
203 /*
204 * Basic debug access, very low level assumes state is saved
205 */
206 static int aarch64_init_debug_access(struct target *target)
207 {
208 struct armv8_common *armv8 = target_to_armv8(target);
209 int retval;
210 uint32_t dummy;
211
212 LOG_DEBUG(" ");
213
214 /* Unlocking the debug registers for modification
215 * The debugport might be uninitialised so try twice */
216 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
217 armv8->debug_base + CPUV8_DBG_LOCKACCESS, 0xC5ACCE55);
218 if (retval != ERROR_OK) {
219 /* try again */
220 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
221 armv8->debug_base + CPUV8_DBG_LOCKACCESS, 0xC5ACCE55);
222 if (retval == ERROR_OK)
223 LOG_USER("Locking debug access failed on first, but succeeded on second try.");
224 }
225 if (retval != ERROR_OK)
226 return retval;
227 /* Clear Sticky Power Down status Bit in PRSR to enable access to
228 the registers in the Core Power Domain */
229 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
230 armv8->debug_base + CPUV8_DBG_PRSR, &dummy);
231 if (retval != ERROR_OK)
232 return retval;
233
234 /* Enabling of instruction execution in debug mode is done in debug_entry code */
235
236 /* Resync breakpoint registers */
237
238 /* Since this is likely called from init or reset, update target state information*/
239 return aarch64_poll(target);
240 }
241
242 /* To reduce needless round-trips, pass in a pointer to the current
243 * DSCR value. Initialize it to zero if you just need to know the
244 * value on return from this function; or DSCR_ITE if you
245 * happen to know that no instruction is pending.
246 */
247 static int aarch64_exec_opcode(struct target *target,
248 uint32_t opcode, uint32_t *dscr_p)
249 {
250 uint32_t dscr;
251 int retval;
252 struct armv8_common *armv8 = target_to_armv8(target);
253 dscr = dscr_p ? *dscr_p : 0;
254
255 LOG_DEBUG("exec opcode 0x%08" PRIx32, opcode);
256
257 /* Wait for InstrCompl bit to be set */
258 long long then = timeval_ms();
259 while ((dscr & DSCR_ITE) == 0) {
260 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
261 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
262 if (retval != ERROR_OK) {
263 LOG_ERROR("Could not read DSCR register, opcode = 0x%08" PRIx32, opcode);
264 return retval;
265 }
266 if (timeval_ms() > then + 1000) {
267 LOG_ERROR("Timeout waiting for aarch64_exec_opcode");
268 return ERROR_FAIL;
269 }
270 }
271
272 retval = mem_ap_write_u32(armv8->debug_ap,
273 armv8->debug_base + CPUV8_DBG_ITR, opcode);
274 if (retval != ERROR_OK)
275 return retval;
276
277 then = timeval_ms();
278 do {
279 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
280 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
281 if (retval != ERROR_OK) {
282 LOG_ERROR("Could not read DSCR register");
283 return retval;
284 }
285 if (timeval_ms() > then + 1000) {
286 LOG_ERROR("Timeout waiting for aarch64_exec_opcode");
287 return ERROR_FAIL;
288 }
289 } while ((dscr & DSCR_ITE) == 0); /* Wait for InstrCompl bit to be set */
290
291 if (dscr_p)
292 *dscr_p = dscr;
293
294 return retval;
295 }
296
297 /* Write to memory mapped registers directly with no cache or mmu handling */
298 static int aarch64_dap_write_memap_register_u32(struct target *target,
299 uint32_t address,
300 uint32_t value)
301 {
302 int retval;
303 struct armv8_common *armv8 = target_to_armv8(target);
304
305 retval = mem_ap_write_atomic_u32(armv8->debug_ap, address, value);
306
307 return retval;
308 }
309
310 /*
311 * AARCH64 implementation of Debug Programmer's Model
312 *
313 * NOTE the invariant: these routines return with DSCR_ITE set,
314 * so there's no need to poll for it before executing an instruction.
315 *
316 * NOTE that in several of these cases the "stall" mode might be useful.
317 * It'd let us queue a few operations together... prepare/finish might
318 * be the places to enable/disable that mode.
319 */
320
321 static inline struct aarch64_common *dpm_to_a8(struct arm_dpm *dpm)
322 {
323 return container_of(dpm, struct aarch64_common, armv8_common.dpm);
324 }
325
326 static int aarch64_write_dcc(struct armv8_common *armv8, uint32_t data)
327 {
328 LOG_DEBUG("write DCC 0x%08" PRIx32, data);
329 return mem_ap_write_u32(armv8->debug_ap,
330 armv8->debug_base + CPUV8_DBG_DTRRX, data);
331 }
332
333 static int aarch64_write_dcc_64(struct armv8_common *armv8, uint64_t data)
334 {
335 int ret;
336 LOG_DEBUG("write DCC Low word0x%08" PRIx32, (unsigned)data);
337 LOG_DEBUG("write DCC High word 0x%08" PRIx32, (unsigned)(data >> 32));
338 ret = mem_ap_write_u32(armv8->debug_ap,
339 armv8->debug_base + CPUV8_DBG_DTRRX, data);
340 ret += mem_ap_write_u32(armv8->debug_ap,
341 armv8->debug_base + CPUV8_DBG_DTRTX, data >> 32);
342 return ret;
343 }
344
345 static int aarch64_read_dcc(struct armv8_common *armv8, uint32_t *data,
346 uint32_t *dscr_p)
347 {
348 uint32_t dscr = DSCR_ITE;
349 int retval;
350
351 if (dscr_p)
352 dscr = *dscr_p;
353
354 /* Wait for DTRRXfull */
355 long long then = timeval_ms();
356 while ((dscr & DSCR_DTR_TX_FULL) == 0) {
357 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
358 armv8->debug_base + CPUV8_DBG_DSCR,
359 &dscr);
360 if (retval != ERROR_OK)
361 return retval;
362 if (timeval_ms() > then + 1000) {
363 LOG_ERROR("Timeout waiting for read dcc");
364 return ERROR_FAIL;
365 }
366 }
367
368 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
369 armv8->debug_base + CPUV8_DBG_DTRTX,
370 data);
371 if (retval != ERROR_OK)
372 return retval;
373 LOG_DEBUG("read DCC 0x%08" PRIx32, *data);
374
375 if (dscr_p)
376 *dscr_p = dscr;
377
378 return retval;
379 }
380
381 static int aarch64_read_dcc_64(struct armv8_common *armv8, uint64_t *data,
382 uint32_t *dscr_p)
383 {
384 uint32_t dscr = DSCR_ITE;
385 uint32_t higher;
386 int retval;
387
388 if (dscr_p)
389 dscr = *dscr_p;
390
391 /* Wait for DTRRXfull */
392 long long then = timeval_ms();
393 while ((dscr & DSCR_DTR_TX_FULL) == 0) {
394 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
395 armv8->debug_base + CPUV8_DBG_DSCR,
396 &dscr);
397 if (retval != ERROR_OK)
398 return retval;
399 if (timeval_ms() > then + 1000) {
400 LOG_ERROR("Timeout waiting for read dcc");
401 return ERROR_FAIL;
402 }
403 }
404
405 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
406 armv8->debug_base + CPUV8_DBG_DTRTX,
407 (uint32_t *)data);
408 if (retval != ERROR_OK)
409 return retval;
410
411 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
412 armv8->debug_base + CPUV8_DBG_DTRRX,
413 &higher);
414 if (retval != ERROR_OK)
415 return retval;
416
417 *data = *(uint32_t *)data | (uint64_t)higher << 32;
418 LOG_DEBUG("read DCC 0x%16.16" PRIx64, *data);
419
420 if (dscr_p)
421 *dscr_p = dscr;
422
423 return retval;
424 }
425
426 static int aarch64_dpm_prepare(struct arm_dpm *dpm)
427 {
428 struct aarch64_common *a8 = dpm_to_a8(dpm);
429 uint32_t dscr;
430 int retval;
431
432 /* set up invariant: INSTR_COMP is set after ever DPM operation */
433 long long then = timeval_ms();
434 for (;; ) {
435 retval = mem_ap_read_atomic_u32(a8->armv8_common.debug_ap,
436 a8->armv8_common.debug_base + CPUV8_DBG_DSCR,
437 &dscr);
438 if (retval != ERROR_OK)
439 return retval;
440 if ((dscr & DSCR_ITE) != 0)
441 break;
442 if (timeval_ms() > then + 1000) {
443 LOG_ERROR("Timeout waiting for dpm prepare");
444 return ERROR_FAIL;
445 }
446 }
447
448 /* this "should never happen" ... */
449 if (dscr & DSCR_DTR_RX_FULL) {
450 LOG_ERROR("DSCR_DTR_RX_FULL, dscr 0x%08" PRIx32, dscr);
451 /* Clear DCCRX */
452 retval = mem_ap_read_u32(a8->armv8_common.debug_ap,
453 a8->armv8_common.debug_base + CPUV8_DBG_DTRRX, &dscr);
454 if (retval != ERROR_OK)
455 return retval;
456
457 /* Clear sticky error */
458 retval = mem_ap_write_u32(a8->armv8_common.debug_ap,
459 a8->armv8_common.debug_base + CPUV8_DBG_DRCR, DRCR_CSE);
460 if (retval != ERROR_OK)
461 return retval;
462 }
463
464 return retval;
465 }
466
467 static int aarch64_dpm_finish(struct arm_dpm *dpm)
468 {
469 /* REVISIT what could be done here? */
470 return ERROR_OK;
471 }
472
473 static int aarch64_instr_execute(struct arm_dpm *dpm,
474 uint32_t opcode)
475 {
476 struct aarch64_common *a8 = dpm_to_a8(dpm);
477 uint32_t dscr = DSCR_ITE;
478
479 return aarch64_exec_opcode(
480 a8->armv8_common.arm.target,
481 opcode,
482 &dscr);
483 }
484
485 static int aarch64_instr_write_data_dcc(struct arm_dpm *dpm,
486 uint32_t opcode, uint32_t data)
487 {
488 struct aarch64_common *a8 = dpm_to_a8(dpm);
489 int retval;
490 uint32_t dscr = DSCR_ITE;
491
492 retval = aarch64_write_dcc(&a8->armv8_common, data);
493 if (retval != ERROR_OK)
494 return retval;
495
496 return aarch64_exec_opcode(
497 a8->armv8_common.arm.target,
498 opcode,
499 &dscr);
500 }
501
502 static int aarch64_instr_write_data_dcc_64(struct arm_dpm *dpm,
503 uint32_t opcode, uint64_t data)
504 {
505 struct aarch64_common *a8 = dpm_to_a8(dpm);
506 int retval;
507 uint32_t dscr = DSCR_ITE;
508
509 retval = aarch64_write_dcc_64(&a8->armv8_common, data);
510 if (retval != ERROR_OK)
511 return retval;
512
513 return aarch64_exec_opcode(
514 a8->armv8_common.arm.target,
515 opcode,
516 &dscr);
517 }
518
519 static int aarch64_instr_write_data_r0(struct arm_dpm *dpm,
520 uint32_t opcode, uint32_t data)
521 {
522 struct aarch64_common *a8 = dpm_to_a8(dpm);
523 uint32_t dscr = DSCR_ITE;
524 int retval;
525
526 retval = aarch64_write_dcc(&a8->armv8_common, data);
527 if (retval != ERROR_OK)
528 return retval;
529
530 retval = aarch64_exec_opcode(
531 a8->armv8_common.arm.target,
532 ARMV8_MRS(SYSTEM_DBG_DTRRX_EL0, 0),
533 &dscr);
534 if (retval != ERROR_OK)
535 return retval;
536
537 /* then the opcode, taking data from R0 */
538 retval = aarch64_exec_opcode(
539 a8->armv8_common.arm.target,
540 opcode,
541 &dscr);
542
543 return retval;
544 }
545
546 static int aarch64_instr_write_data_r0_64(struct arm_dpm *dpm,
547 uint32_t opcode, uint64_t data)
548 {
549 struct aarch64_common *a8 = dpm_to_a8(dpm);
550 uint32_t dscr = DSCR_ITE;
551 int retval;
552
553 retval = aarch64_write_dcc_64(&a8->armv8_common, data);
554 if (retval != ERROR_OK)
555 return retval;
556
557 retval = aarch64_exec_opcode(
558 a8->armv8_common.arm.target,
559 ARMV8_MRS(SYSTEM_DBG_DBGDTR_EL0, 0),
560 &dscr);
561 if (retval != ERROR_OK)
562 return retval;
563
564 /* then the opcode, taking data from R0 */
565 retval = aarch64_exec_opcode(
566 a8->armv8_common.arm.target,
567 opcode,
568 &dscr);
569
570 return retval;
571 }
572
573 static int aarch64_instr_cpsr_sync(struct arm_dpm *dpm)
574 {
575 struct target *target = dpm->arm->target;
576 uint32_t dscr = DSCR_ITE;
577
578 /* "Prefetch flush" after modifying execution status in CPSR */
579 return aarch64_exec_opcode(target,
580 DSB_SY,
581 &dscr);
582 }
583
584 static int aarch64_instr_read_data_dcc(struct arm_dpm *dpm,
585 uint32_t opcode, uint32_t *data)
586 {
587 struct aarch64_common *a8 = dpm_to_a8(dpm);
588 int retval;
589 uint32_t dscr = DSCR_ITE;
590
591 /* the opcode, writing data to DCC */
592 retval = aarch64_exec_opcode(
593 a8->armv8_common.arm.target,
594 opcode,
595 &dscr);
596 if (retval != ERROR_OK)
597 return retval;
598
599 return aarch64_read_dcc(&a8->armv8_common, data, &dscr);
600 }
601
602 static int aarch64_instr_read_data_dcc_64(struct arm_dpm *dpm,
603 uint32_t opcode, uint64_t *data)
604 {
605 struct aarch64_common *a8 = dpm_to_a8(dpm);
606 int retval;
607 uint32_t dscr = DSCR_ITE;
608
609 /* the opcode, writing data to DCC */
610 retval = aarch64_exec_opcode(
611 a8->armv8_common.arm.target,
612 opcode,
613 &dscr);
614 if (retval != ERROR_OK)
615 return retval;
616
617 return aarch64_read_dcc_64(&a8->armv8_common, data, &dscr);
618 }
619
620 static int aarch64_instr_read_data_r0(struct arm_dpm *dpm,
621 uint32_t opcode, uint32_t *data)
622 {
623 struct aarch64_common *a8 = dpm_to_a8(dpm);
624 uint32_t dscr = DSCR_ITE;
625 int retval;
626
627 /* the opcode, writing data to R0 */
628 retval = aarch64_exec_opcode(
629 a8->armv8_common.arm.target,
630 opcode,
631 &dscr);
632 if (retval != ERROR_OK)
633 return retval;
634
635 /* write R0 to DCC */
636 retval = aarch64_exec_opcode(
637 a8->armv8_common.arm.target,
638 ARMV8_MSR_GP(SYSTEM_DBG_DTRTX_EL0, 0), /* msr dbgdtr_el0, x0 */
639 &dscr);
640 if (retval != ERROR_OK)
641 return retval;
642
643 return aarch64_read_dcc(&a8->armv8_common, data, &dscr);
644 }
645
646 static int aarch64_instr_read_data_r0_64(struct arm_dpm *dpm,
647 uint32_t opcode, uint64_t *data)
648 {
649 struct aarch64_common *a8 = dpm_to_a8(dpm);
650 uint32_t dscr = DSCR_ITE;
651 int retval;
652
653 /* the opcode, writing data to R0 */
654 retval = aarch64_exec_opcode(
655 a8->armv8_common.arm.target,
656 opcode,
657 &dscr);
658 if (retval != ERROR_OK)
659 return retval;
660
661 /* write R0 to DCC */
662 retval = aarch64_exec_opcode(
663 a8->armv8_common.arm.target,
664 ARMV8_MSR_GP(SYSTEM_DBG_DBGDTR_EL0, 0), /* msr dbgdtr_el0, x0 */
665 &dscr);
666 if (retval != ERROR_OK)
667 return retval;
668
669 return aarch64_read_dcc_64(&a8->armv8_common, data, &dscr);
670 }
671
672 static int aarch64_bpwp_enable(struct arm_dpm *dpm, unsigned index_t,
673 uint32_t addr, uint32_t control)
674 {
675 struct aarch64_common *a8 = dpm_to_a8(dpm);
676 uint32_t vr = a8->armv8_common.debug_base;
677 uint32_t cr = a8->armv8_common.debug_base;
678 int retval;
679
680 switch (index_t) {
681 case 0 ... 15: /* breakpoints */
682 vr += CPUV8_DBG_BVR_BASE;
683 cr += CPUV8_DBG_BCR_BASE;
684 break;
685 case 16 ... 31: /* watchpoints */
686 vr += CPUV8_DBG_WVR_BASE;
687 cr += CPUV8_DBG_WCR_BASE;
688 index_t -= 16;
689 break;
690 default:
691 return ERROR_FAIL;
692 }
693 vr += 16 * index_t;
694 cr += 16 * index_t;
695
696 LOG_DEBUG("A8: bpwp enable, vr %08x cr %08x",
697 (unsigned) vr, (unsigned) cr);
698
699 retval = aarch64_dap_write_memap_register_u32(dpm->arm->target,
700 vr, addr);
701 if (retval != ERROR_OK)
702 return retval;
703 retval = aarch64_dap_write_memap_register_u32(dpm->arm->target,
704 cr, control);
705 return retval;
706 }
707
708 static int aarch64_bpwp_disable(struct arm_dpm *dpm, unsigned index_t)
709 {
710 struct aarch64_common *a = dpm_to_a8(dpm);
711 uint32_t cr;
712
713 switch (index_t) {
714 case 0 ... 15:
715 cr = a->armv8_common.debug_base + CPUV8_DBG_BCR_BASE;
716 break;
717 case 16 ... 31:
718 cr = a->armv8_common.debug_base + CPUV8_DBG_WCR_BASE;
719 index_t -= 16;
720 break;
721 default:
722 return ERROR_FAIL;
723 }
724 cr += 16 * index_t;
725
726 LOG_DEBUG("A: bpwp disable, cr %08x", (unsigned) cr);
727
728 /* clear control register */
729 return aarch64_dap_write_memap_register_u32(dpm->arm->target, cr, 0);
730
731 }
732
733 static int aarch64_dpm_setup(struct aarch64_common *a8, uint64_t debug)
734 {
735 struct arm_dpm *dpm = &a8->armv8_common.dpm;
736 int retval;
737
738 dpm->arm = &a8->armv8_common.arm;
739 dpm->didr = debug;
740
741 dpm->prepare = aarch64_dpm_prepare;
742 dpm->finish = aarch64_dpm_finish;
743
744 dpm->instr_execute = aarch64_instr_execute;
745 dpm->instr_write_data_dcc = aarch64_instr_write_data_dcc;
746 dpm->instr_write_data_dcc_64 = aarch64_instr_write_data_dcc_64;
747 dpm->instr_write_data_r0 = aarch64_instr_write_data_r0;
748 dpm->instr_write_data_r0_64 = aarch64_instr_write_data_r0_64;
749 dpm->instr_cpsr_sync = aarch64_instr_cpsr_sync;
750
751 dpm->instr_read_data_dcc = aarch64_instr_read_data_dcc;
752 dpm->instr_read_data_dcc_64 = aarch64_instr_read_data_dcc_64;
753 dpm->instr_read_data_r0 = aarch64_instr_read_data_r0;
754 dpm->instr_read_data_r0_64 = aarch64_instr_read_data_r0_64;
755
756 dpm->arm_reg_current = armv8_reg_current;
757
758 dpm->bpwp_enable = aarch64_bpwp_enable;
759 dpm->bpwp_disable = aarch64_bpwp_disable;
760
761 retval = armv8_dpm_setup(dpm);
762 if (retval == ERROR_OK)
763 retval = armv8_dpm_initialize(dpm);
764
765 return retval;
766 }
767 static struct target *get_aarch64(struct target *target, int32_t coreid)
768 {
769 struct target_list *head;
770 struct target *curr;
771
772 head = target->head;
773 while (head != (struct target_list *)NULL) {
774 curr = head->target;
775 if ((curr->coreid == coreid) && (curr->state == TARGET_HALTED))
776 return curr;
777 head = head->next;
778 }
779 return target;
780 }
781 static int aarch64_halt(struct target *target);
782
783 static int aarch64_halt_smp(struct target *target)
784 {
785 int retval = 0;
786 struct target_list *head;
787 struct target *curr;
788 head = target->head;
789 while (head != (struct target_list *)NULL) {
790 curr = head->target;
791 if ((curr != target) && (curr->state != TARGET_HALTED))
792 retval += aarch64_halt(curr);
793 head = head->next;
794 }
795 return retval;
796 }
797
798 static int update_halt_gdb(struct target *target)
799 {
800 int retval = 0;
801 if (target->gdb_service && target->gdb_service->core[0] == -1) {
802 target->gdb_service->target = target;
803 target->gdb_service->core[0] = target->coreid;
804 retval += aarch64_halt_smp(target);
805 }
806 return retval;
807 }
808
809 /*
810 * Cortex-A8 Run control
811 */
812
813 static int aarch64_poll(struct target *target)
814 {
815 int retval = ERROR_OK;
816 uint32_t dscr;
817 struct aarch64_common *aarch64 = target_to_aarch64(target);
818 struct armv8_common *armv8 = &aarch64->armv8_common;
819 enum target_state prev_target_state = target->state;
820 /* toggle to another core is done by gdb as follow */
821 /* maint packet J core_id */
822 /* continue */
823 /* the next polling trigger an halt event sent to gdb */
824 if ((target->state == TARGET_HALTED) && (target->smp) &&
825 (target->gdb_service) &&
826 (target->gdb_service->target == NULL)) {
827 target->gdb_service->target =
828 get_aarch64(target, target->gdb_service->core[1]);
829 target_call_event_callbacks(target, TARGET_EVENT_HALTED);
830 return retval;
831 }
832 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
833 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
834 if (retval != ERROR_OK)
835 return retval;
836 aarch64->cpudbg_dscr = dscr;
837
838 if (DSCR_RUN_MODE(dscr) == 0x3) {
839 if (prev_target_state != TARGET_HALTED) {
840 /* We have a halting debug event */
841 LOG_DEBUG("Target halted");
842 target->state = TARGET_HALTED;
843 if ((prev_target_state == TARGET_RUNNING)
844 || (prev_target_state == TARGET_UNKNOWN)
845 || (prev_target_state == TARGET_RESET)) {
846 retval = aarch64_debug_entry(target);
847 if (retval != ERROR_OK)
848 return retval;
849 if (target->smp) {
850 retval = update_halt_gdb(target);
851 if (retval != ERROR_OK)
852 return retval;
853 }
854 target_call_event_callbacks(target,
855 TARGET_EVENT_HALTED);
856 }
857 if (prev_target_state == TARGET_DEBUG_RUNNING) {
858 LOG_DEBUG(" ");
859
860 retval = aarch64_debug_entry(target);
861 if (retval != ERROR_OK)
862 return retval;
863 if (target->smp) {
864 retval = update_halt_gdb(target);
865 if (retval != ERROR_OK)
866 return retval;
867 }
868
869 target_call_event_callbacks(target,
870 TARGET_EVENT_DEBUG_HALTED);
871 }
872 }
873 } else
874 target->state = TARGET_RUNNING;
875
876 return retval;
877 }
878
879 static int aarch64_halt(struct target *target)
880 {
881 int retval = ERROR_OK;
882 uint32_t dscr;
883 struct armv8_common *armv8 = target_to_armv8(target);
884
885 /* enable CTI*/
886 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
887 armv8->cti_base + CTI_CTR, 1);
888 if (retval != ERROR_OK)
889 return retval;
890
891 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
892 armv8->cti_base + CTI_GATE, 3);
893 if (retval != ERROR_OK)
894 return retval;
895
896 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
897 armv8->cti_base + CTI_OUTEN0, 1);
898 if (retval != ERROR_OK)
899 return retval;
900
901 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
902 armv8->cti_base + CTI_OUTEN1, 2);
903 if (retval != ERROR_OK)
904 return retval;
905
906 /*
907 * add HDE in halting debug mode
908 */
909 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
910 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
911 if (retval != ERROR_OK)
912 return retval;
913
914 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
915 armv8->debug_base + CPUV8_DBG_DSCR, dscr | DSCR_HDE);
916 if (retval != ERROR_OK)
917 return retval;
918
919 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
920 armv8->cti_base + CTI_APPPULSE, 1);
921 if (retval != ERROR_OK)
922 return retval;
923
924 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
925 armv8->cti_base + CTI_INACK, 1);
926 if (retval != ERROR_OK)
927 return retval;
928
929
930 long long then = timeval_ms();
931 for (;; ) {
932 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
933 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
934 if (retval != ERROR_OK)
935 return retval;
936 if ((dscr & DSCRV8_HALT_MASK) != 0)
937 break;
938 if (timeval_ms() > then + 1000) {
939 LOG_ERROR("Timeout waiting for halt");
940 return ERROR_FAIL;
941 }
942 }
943
944 target->debug_reason = DBG_REASON_DBGRQ;
945
946 return ERROR_OK;
947 }
948
949 static int aarch64_internal_restore(struct target *target, int current,
950 uint64_t *address, int handle_breakpoints, int debug_execution)
951 {
952 struct armv8_common *armv8 = target_to_armv8(target);
953 struct arm *arm = &armv8->arm;
954 int retval;
955 uint64_t resume_pc;
956
957 if (!debug_execution)
958 target_free_all_working_areas(target);
959
960 /* current = 1: continue on current pc, otherwise continue at <address> */
961 resume_pc = buf_get_u64(arm->pc->value, 0, 64);
962 if (!current)
963 resume_pc = *address;
964 else
965 *address = resume_pc;
966
967 /* Make sure that the Armv7 gdb thumb fixups does not
968 * kill the return address
969 */
970 switch (arm->core_state) {
971 case ARM_STATE_ARM:
972 resume_pc &= 0xFFFFFFFC;
973 break;
974 case ARM_STATE_AARCH64:
975 resume_pc &= 0xFFFFFFFFFFFFFFFC;
976 break;
977 case ARM_STATE_THUMB:
978 case ARM_STATE_THUMB_EE:
979 /* When the return address is loaded into PC
980 * bit 0 must be 1 to stay in Thumb state
981 */
982 resume_pc |= 0x1;
983 break;
984 case ARM_STATE_JAZELLE:
985 LOG_ERROR("How do I resume into Jazelle state??");
986 return ERROR_FAIL;
987 }
988 LOG_DEBUG("resume pc = 0x%16" PRIx64, resume_pc);
989 buf_set_u64(arm->pc->value, 0, 64, resume_pc);
990 arm->pc->dirty = 1;
991 arm->pc->valid = 1;
992 dpmv8_modeswitch(&armv8->dpm, ARM_MODE_ANY);
993
994 /* called it now before restoring context because it uses cpu
995 * register r0 for restoring system control register */
996 retval = aarch64_restore_system_control_reg(target);
997 if (retval != ERROR_OK)
998 return retval;
999 retval = aarch64_restore_context(target, handle_breakpoints);
1000 if (retval != ERROR_OK)
1001 return retval;
1002 target->debug_reason = DBG_REASON_NOTHALTED;
1003 target->state = TARGET_RUNNING;
1004
1005 /* registers are now invalid */
1006 register_cache_invalidate(arm->core_cache);
1007
1008 #if 0
1009 /* the front-end may request us not to handle breakpoints */
1010 if (handle_breakpoints) {
1011 /* Single step past breakpoint at current address */
1012 breakpoint = breakpoint_find(target, resume_pc);
1013 if (breakpoint) {
1014 LOG_DEBUG("unset breakpoint at 0x%8.8x", breakpoint->address);
1015 cortex_m3_unset_breakpoint(target, breakpoint);
1016 cortex_m3_single_step_core(target);
1017 cortex_m3_set_breakpoint(target, breakpoint);
1018 }
1019 }
1020 #endif
1021
1022 return retval;
1023 }
1024
1025 static int aarch64_internal_restart(struct target *target)
1026 {
1027 struct armv8_common *armv8 = target_to_armv8(target);
1028 struct arm *arm = &armv8->arm;
1029 int retval;
1030 uint32_t dscr;
1031 /*
1032 * * Restart core and wait for it to be started. Clear ITRen and sticky
1033 * * exception flags: see ARMv7 ARM, C5.9.
1034 *
1035 * REVISIT: for single stepping, we probably want to
1036 * disable IRQs by default, with optional override...
1037 */
1038
1039 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1040 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
1041 if (retval != ERROR_OK)
1042 return retval;
1043
1044 if ((dscr & DSCR_ITE) == 0)
1045 LOG_ERROR("DSCR InstrCompl must be set before leaving debug!");
1046
1047 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1048 armv8->cti_base + CTI_APPPULSE, 2);
1049 if (retval != ERROR_OK)
1050 return retval;
1051
1052 long long then = timeval_ms();
1053 for (;; ) {
1054 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1055 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
1056 if (retval != ERROR_OK)
1057 return retval;
1058 if ((dscr & DSCR_HDE) != 0)
1059 break;
1060 if (timeval_ms() > then + 1000) {
1061 LOG_ERROR("Timeout waiting for resume");
1062 return ERROR_FAIL;
1063 }
1064 }
1065
1066 target->debug_reason = DBG_REASON_NOTHALTED;
1067 target->state = TARGET_RUNNING;
1068
1069 /* registers are now invalid */
1070 register_cache_invalidate(arm->core_cache);
1071
1072 return ERROR_OK;
1073 }
1074
1075 static int aarch64_restore_smp(struct target *target, int handle_breakpoints)
1076 {
1077 int retval = 0;
1078 struct target_list *head;
1079 struct target *curr;
1080 uint64_t address;
1081 head = target->head;
1082 while (head != (struct target_list *)NULL) {
1083 curr = head->target;
1084 if ((curr != target) && (curr->state != TARGET_RUNNING)) {
1085 /* resume current address , not in step mode */
1086 retval += aarch64_internal_restore(curr, 1, &address,
1087 handle_breakpoints, 0);
1088 retval += aarch64_internal_restart(curr);
1089 }
1090 head = head->next;
1091
1092 }
1093 return retval;
1094 }
1095
1096 static int aarch64_resume(struct target *target, int current,
1097 target_addr_t address, int handle_breakpoints, int debug_execution)
1098 {
1099 int retval = 0;
1100 uint64_t addr = address;
1101
1102 /* dummy resume for smp toggle in order to reduce gdb impact */
1103 if ((target->smp) && (target->gdb_service->core[1] != -1)) {
1104 /* simulate a start and halt of target */
1105 target->gdb_service->target = NULL;
1106 target->gdb_service->core[0] = target->gdb_service->core[1];
1107 /* fake resume at next poll we play the target core[1], see poll*/
1108 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
1109 return 0;
1110 }
1111 aarch64_internal_restore(target, current, &addr, handle_breakpoints,
1112 debug_execution);
1113 if (target->smp) {
1114 target->gdb_service->core[0] = -1;
1115 retval = aarch64_restore_smp(target, handle_breakpoints);
1116 if (retval != ERROR_OK)
1117 return retval;
1118 }
1119 aarch64_internal_restart(target);
1120
1121 if (!debug_execution) {
1122 target->state = TARGET_RUNNING;
1123 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
1124 LOG_DEBUG("target resumed at 0x%" PRIx64, addr);
1125 } else {
1126 target->state = TARGET_DEBUG_RUNNING;
1127 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
1128 LOG_DEBUG("target debug resumed at 0x%" PRIx64, addr);
1129 }
1130
1131 return ERROR_OK;
1132 }
1133
1134 static int aarch64_debug_entry(struct target *target)
1135 {
1136 int retval = ERROR_OK;
1137 struct aarch64_common *aarch64 = target_to_aarch64(target);
1138 struct armv8_common *armv8 = target_to_armv8(target);
1139
1140 LOG_DEBUG("dscr = 0x%08" PRIx32, aarch64->cpudbg_dscr);
1141
1142 /* REVISIT see A8 TRM 12.11.4 steps 2..3 -- make sure that any
1143 * imprecise data aborts get discarded by issuing a Data
1144 * Synchronization Barrier: ARMV4_5_MCR(15, 0, 0, 7, 10, 4).
1145 */
1146
1147 /* make sure to clear all sticky errors */
1148 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1149 armv8->debug_base + CPUV8_DBG_DRCR, DRCR_CSE);
1150 if (retval != ERROR_OK)
1151 return retval;
1152
1153 /* Examine debug reason */
1154 armv8_dpm_report_dscr(&armv8->dpm, aarch64->cpudbg_dscr);
1155
1156 /* save address of instruction that triggered the watchpoint? */
1157 if (target->debug_reason == DBG_REASON_WATCHPOINT) {
1158 uint32_t tmp;
1159 uint64_t wfar = 0;
1160
1161 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1162 armv8->debug_base + CPUV8_DBG_WFAR1,
1163 &tmp);
1164 if (retval != ERROR_OK)
1165 return retval;
1166 wfar = tmp;
1167 wfar = (wfar << 32);
1168 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1169 armv8->debug_base + CPUV8_DBG_WFAR0,
1170 &tmp);
1171 if (retval != ERROR_OK)
1172 return retval;
1173 wfar |= tmp;
1174 armv8_dpm_report_wfar(&armv8->dpm, wfar);
1175 }
1176
1177 retval = armv8_dpm_read_current_registers(&armv8->dpm);
1178
1179 if (armv8->post_debug_entry) {
1180 retval = armv8->post_debug_entry(target);
1181 if (retval != ERROR_OK)
1182 return retval;
1183 }
1184
1185 return retval;
1186 }
1187
1188 static int aarch64_post_debug_entry(struct target *target)
1189 {
1190 struct aarch64_common *aarch64 = target_to_aarch64(target);
1191 struct armv8_common *armv8 = &aarch64->armv8_common;
1192 int retval;
1193
1194 mem_ap_write_atomic_u32(armv8->debug_ap,
1195 armv8->debug_base + CPUV8_DBG_DRCR, 1<<2);
1196 switch (armv8->arm.core_mode) {
1197 case ARMV8_64_EL0T:
1198 case ARMV8_64_EL1T:
1199 case ARMV8_64_EL1H:
1200 retval = armv8->arm.mrs(target, 3, /*op 0*/
1201 0, 0, /* op1, op2 */
1202 1, 0, /* CRn, CRm */
1203 &aarch64->system_control_reg);
1204 if (retval != ERROR_OK)
1205 return retval;
1206 break;
1207 case ARMV8_64_EL2T:
1208 case ARMV8_64_EL2H:
1209 retval = armv8->arm.mrs(target, 3, /*op 0*/
1210 4, 0, /* op1, op2 */
1211 1, 0, /* CRn, CRm */
1212 &aarch64->system_control_reg);
1213 if (retval != ERROR_OK)
1214 return retval;
1215 break;
1216 case ARMV8_64_EL3H:
1217 case ARMV8_64_EL3T:
1218 retval = armv8->arm.mrs(target, 3, /*op 0*/
1219 6, 0, /* op1, op2 */
1220 1, 0, /* CRn, CRm */
1221 &aarch64->system_control_reg);
1222 if (retval != ERROR_OK)
1223 return retval;
1224 break;
1225 default:
1226 LOG_DEBUG("unknow cpu state 0x%x" PRIx32, armv8->arm.core_state);
1227 }
1228 LOG_DEBUG("System_register: %8.8" PRIx32, aarch64->system_control_reg);
1229 aarch64->system_control_reg_curr = aarch64->system_control_reg;
1230
1231 if (armv8->armv8_mmu.armv8_cache.ctype == -1)
1232 armv8_identify_cache(target);
1233
1234 armv8->armv8_mmu.mmu_enabled =
1235 (aarch64->system_control_reg & 0x1U) ? 1 : 0;
1236 armv8->armv8_mmu.armv8_cache.d_u_cache_enabled =
1237 (aarch64->system_control_reg & 0x4U) ? 1 : 0;
1238 armv8->armv8_mmu.armv8_cache.i_cache_enabled =
1239 (aarch64->system_control_reg & 0x1000U) ? 1 : 0;
1240 aarch64->curr_mode = armv8->arm.core_mode;
1241 return ERROR_OK;
1242 }
1243
1244 static int aarch64_step(struct target *target, int current, target_addr_t address,
1245 int handle_breakpoints)
1246 {
1247 struct armv8_common *armv8 = target_to_armv8(target);
1248 int retval;
1249 uint32_t edecr;
1250
1251 if (target->state != TARGET_HALTED) {
1252 LOG_WARNING("target not halted");
1253 return ERROR_TARGET_NOT_HALTED;
1254 }
1255
1256 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1257 armv8->debug_base + CPUV8_DBG_EDECR, &edecr);
1258 if (retval != ERROR_OK)
1259 return retval;
1260
1261 /* make sure EDECR.SS is not set when restoring the register */
1262 edecr &= ~0x4;
1263
1264 /* set EDECR.SS to enter hardware step mode */
1265 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1266 armv8->debug_base + CPUV8_DBG_EDECR, (edecr|0x4));
1267 if (retval != ERROR_OK)
1268 return retval;
1269
1270 /* resume the target */
1271 retval = aarch64_resume(target, current, address, 0, 0);
1272 if (retval != ERROR_OK)
1273 return retval;
1274
1275 long long then = timeval_ms();
1276 while (target->state != TARGET_HALTED) {
1277 retval = aarch64_poll(target);
1278 if (retval != ERROR_OK)
1279 return retval;
1280 if (timeval_ms() > then + 1000) {
1281 LOG_ERROR("timeout waiting for target halt");
1282 return ERROR_FAIL;
1283 }
1284 }
1285
1286 /* restore EDECR */
1287 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1288 armv8->debug_base + CPUV8_DBG_EDECR, edecr);
1289 if (retval != ERROR_OK)
1290 return retval;
1291
1292 return ERROR_OK;
1293 }
1294
1295 static int aarch64_restore_context(struct target *target, bool bpwp)
1296 {
1297 struct armv8_common *armv8 = target_to_armv8(target);
1298
1299 LOG_DEBUG(" ");
1300
1301 if (armv8->pre_restore_context)
1302 armv8->pre_restore_context(target);
1303
1304 return armv8_dpm_write_dirty_registers(&armv8->dpm, bpwp);
1305
1306 }
1307
1308 /*
1309 * Cortex-A8 Breakpoint and watchpoint functions
1310 */
1311
1312 /* Setup hardware Breakpoint Register Pair */
1313 static int aarch64_set_breakpoint(struct target *target,
1314 struct breakpoint *breakpoint, uint8_t matchmode)
1315 {
1316 int retval;
1317 int brp_i = 0;
1318 uint32_t control;
1319 uint8_t byte_addr_select = 0x0F;
1320 struct aarch64_common *aarch64 = target_to_aarch64(target);
1321 struct armv8_common *armv8 = &aarch64->armv8_common;
1322 struct aarch64_brp *brp_list = aarch64->brp_list;
1323 uint32_t dscr;
1324
1325 if (breakpoint->set) {
1326 LOG_WARNING("breakpoint already set");
1327 return ERROR_OK;
1328 }
1329
1330 if (breakpoint->type == BKPT_HARD) {
1331 int64_t bpt_value;
1332 while (brp_list[brp_i].used && (brp_i < aarch64->brp_num))
1333 brp_i++;
1334 if (brp_i >= aarch64->brp_num) {
1335 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1336 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1337 }
1338 breakpoint->set = brp_i + 1;
1339 if (breakpoint->length == 2)
1340 byte_addr_select = (3 << (breakpoint->address & 0x02));
1341 control = ((matchmode & 0x7) << 20)
1342 | (1 << 13)
1343 | (byte_addr_select << 5)
1344 | (3 << 1) | 1;
1345 brp_list[brp_i].used = 1;
1346 brp_list[brp_i].value = breakpoint->address & 0xFFFFFFFFFFFFFFFC;
1347 brp_list[brp_i].control = control;
1348 bpt_value = brp_list[brp_i].value;
1349
1350 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1351 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_i].BRPn,
1352 (uint32_t)(bpt_value & 0xFFFFFFFF));
1353 if (retval != ERROR_OK)
1354 return retval;
1355 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1356 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_i].BRPn,
1357 (uint32_t)(bpt_value >> 32));
1358 if (retval != ERROR_OK)
1359 return retval;
1360
1361 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1362 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_i].BRPn,
1363 brp_list[brp_i].control);
1364 if (retval != ERROR_OK)
1365 return retval;
1366 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1367 brp_list[brp_i].control,
1368 brp_list[brp_i].value);
1369
1370 } else if (breakpoint->type == BKPT_SOFT) {
1371 uint8_t code[4];
1372 buf_set_u32(code, 0, 32, ARMV8_BKPT(0x11));
1373 retval = target_read_memory(target,
1374 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1375 breakpoint->length, 1,
1376 breakpoint->orig_instr);
1377 if (retval != ERROR_OK)
1378 return retval;
1379 retval = target_write_memory(target,
1380 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1381 breakpoint->length, 1, code);
1382 if (retval != ERROR_OK)
1383 return retval;
1384 breakpoint->set = 0x11; /* Any nice value but 0 */
1385 }
1386
1387 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1388 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
1389 /* Ensure that halting debug mode is enable */
1390 dscr = dscr | DSCR_HDE;
1391 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1392 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
1393 if (retval != ERROR_OK) {
1394 LOG_DEBUG("Failed to set DSCR.HDE");
1395 return retval;
1396 }
1397
1398 return ERROR_OK;
1399 }
1400
1401 static int aarch64_set_context_breakpoint(struct target *target,
1402 struct breakpoint *breakpoint, uint8_t matchmode)
1403 {
1404 int retval = ERROR_FAIL;
1405 int brp_i = 0;
1406 uint32_t control;
1407 uint8_t byte_addr_select = 0x0F;
1408 struct aarch64_common *aarch64 = target_to_aarch64(target);
1409 struct armv8_common *armv8 = &aarch64->armv8_common;
1410 struct aarch64_brp *brp_list = aarch64->brp_list;
1411
1412 if (breakpoint->set) {
1413 LOG_WARNING("breakpoint already set");
1414 return retval;
1415 }
1416 /*check available context BRPs*/
1417 while ((brp_list[brp_i].used ||
1418 (brp_list[brp_i].type != BRP_CONTEXT)) && (brp_i < aarch64->brp_num))
1419 brp_i++;
1420
1421 if (brp_i >= aarch64->brp_num) {
1422 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1423 return ERROR_FAIL;
1424 }
1425
1426 breakpoint->set = brp_i + 1;
1427 control = ((matchmode & 0x7) << 20)
1428 | (1 << 13)
1429 | (byte_addr_select << 5)
1430 | (3 << 1) | 1;
1431 brp_list[brp_i].used = 1;
1432 brp_list[brp_i].value = (breakpoint->asid);
1433 brp_list[brp_i].control = control;
1434 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1435 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_i].BRPn,
1436 brp_list[brp_i].value);
1437 if (retval != ERROR_OK)
1438 return retval;
1439 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1440 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_i].BRPn,
1441 brp_list[brp_i].control);
1442 if (retval != ERROR_OK)
1443 return retval;
1444 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1445 brp_list[brp_i].control,
1446 brp_list[brp_i].value);
1447 return ERROR_OK;
1448
1449 }
1450
1451 static int aarch64_set_hybrid_breakpoint(struct target *target, struct breakpoint *breakpoint)
1452 {
1453 int retval = ERROR_FAIL;
1454 int brp_1 = 0; /* holds the contextID pair */
1455 int brp_2 = 0; /* holds the IVA pair */
1456 uint32_t control_CTX, control_IVA;
1457 uint8_t CTX_byte_addr_select = 0x0F;
1458 uint8_t IVA_byte_addr_select = 0x0F;
1459 uint8_t CTX_machmode = 0x03;
1460 uint8_t IVA_machmode = 0x01;
1461 struct aarch64_common *aarch64 = target_to_aarch64(target);
1462 struct armv8_common *armv8 = &aarch64->armv8_common;
1463 struct aarch64_brp *brp_list = aarch64->brp_list;
1464
1465 if (breakpoint->set) {
1466 LOG_WARNING("breakpoint already set");
1467 return retval;
1468 }
1469 /*check available context BRPs*/
1470 while ((brp_list[brp_1].used ||
1471 (brp_list[brp_1].type != BRP_CONTEXT)) && (brp_1 < aarch64->brp_num))
1472 brp_1++;
1473
1474 printf("brp(CTX) found num: %d\n", brp_1);
1475 if (brp_1 >= aarch64->brp_num) {
1476 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1477 return ERROR_FAIL;
1478 }
1479
1480 while ((brp_list[brp_2].used ||
1481 (brp_list[brp_2].type != BRP_NORMAL)) && (brp_2 < aarch64->brp_num))
1482 brp_2++;
1483
1484 printf("brp(IVA) found num: %d\n", brp_2);
1485 if (brp_2 >= aarch64->brp_num) {
1486 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1487 return ERROR_FAIL;
1488 }
1489
1490 breakpoint->set = brp_1 + 1;
1491 breakpoint->linked_BRP = brp_2;
1492 control_CTX = ((CTX_machmode & 0x7) << 20)
1493 | (brp_2 << 16)
1494 | (0 << 14)
1495 | (CTX_byte_addr_select << 5)
1496 | (3 << 1) | 1;
1497 brp_list[brp_1].used = 1;
1498 brp_list[brp_1].value = (breakpoint->asid);
1499 brp_list[brp_1].control = control_CTX;
1500 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1501 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_1].BRPn,
1502 brp_list[brp_1].value);
1503 if (retval != ERROR_OK)
1504 return retval;
1505 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1506 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_1].BRPn,
1507 brp_list[brp_1].control);
1508 if (retval != ERROR_OK)
1509 return retval;
1510
1511 control_IVA = ((IVA_machmode & 0x7) << 20)
1512 | (brp_1 << 16)
1513 | (1 << 13)
1514 | (IVA_byte_addr_select << 5)
1515 | (3 << 1) | 1;
1516 brp_list[brp_2].used = 1;
1517 brp_list[brp_2].value = breakpoint->address & 0xFFFFFFFFFFFFFFFC;
1518 brp_list[brp_2].control = control_IVA;
1519 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1520 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_2].BRPn,
1521 brp_list[brp_2].value & 0xFFFFFFFF);
1522 if (retval != ERROR_OK)
1523 return retval;
1524 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1525 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_2].BRPn,
1526 brp_list[brp_2].value >> 32);
1527 if (retval != ERROR_OK)
1528 return retval;
1529 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1530 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_2].BRPn,
1531 brp_list[brp_2].control);
1532 if (retval != ERROR_OK)
1533 return retval;
1534
1535 return ERROR_OK;
1536 }
1537
1538 static int aarch64_unset_breakpoint(struct target *target, struct breakpoint *breakpoint)
1539 {
1540 int retval;
1541 struct aarch64_common *aarch64 = target_to_aarch64(target);
1542 struct armv8_common *armv8 = &aarch64->armv8_common;
1543 struct aarch64_brp *brp_list = aarch64->brp_list;
1544
1545 if (!breakpoint->set) {
1546 LOG_WARNING("breakpoint not set");
1547 return ERROR_OK;
1548 }
1549
1550 if (breakpoint->type == BKPT_HARD) {
1551 if ((breakpoint->address != 0) && (breakpoint->asid != 0)) {
1552 int brp_i = breakpoint->set - 1;
1553 int brp_j = breakpoint->linked_BRP;
1554 if ((brp_i < 0) || (brp_i >= aarch64->brp_num)) {
1555 LOG_DEBUG("Invalid BRP number in breakpoint");
1556 return ERROR_OK;
1557 }
1558 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1559 brp_list[brp_i].control, brp_list[brp_i].value);
1560 brp_list[brp_i].used = 0;
1561 brp_list[brp_i].value = 0;
1562 brp_list[brp_i].control = 0;
1563 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1564 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_i].BRPn,
1565 brp_list[brp_i].control);
1566 if (retval != ERROR_OK)
1567 return retval;
1568 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1569 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_i].BRPn,
1570 (uint32_t)brp_list[brp_i].value);
1571 if (retval != ERROR_OK)
1572 return retval;
1573 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1574 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_i].BRPn,
1575 (uint32_t)brp_list[brp_i].value);
1576 if (retval != ERROR_OK)
1577 return retval;
1578 if ((brp_j < 0) || (brp_j >= aarch64->brp_num)) {
1579 LOG_DEBUG("Invalid BRP number in breakpoint");
1580 return ERROR_OK;
1581 }
1582 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx64, brp_j,
1583 brp_list[brp_j].control, brp_list[brp_j].value);
1584 brp_list[brp_j].used = 0;
1585 brp_list[brp_j].value = 0;
1586 brp_list[brp_j].control = 0;
1587 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1588 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_j].BRPn,
1589 brp_list[brp_j].control);
1590 if (retval != ERROR_OK)
1591 return retval;
1592 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1593 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_j].BRPn,
1594 (uint32_t)brp_list[brp_j].value);
1595 if (retval != ERROR_OK)
1596 return retval;
1597 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1598 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_j].BRPn,
1599 (uint32_t)brp_list[brp_j].value);
1600 if (retval != ERROR_OK)
1601 return retval;
1602
1603 breakpoint->linked_BRP = 0;
1604 breakpoint->set = 0;
1605 return ERROR_OK;
1606
1607 } else {
1608 int brp_i = breakpoint->set - 1;
1609 if ((brp_i < 0) || (brp_i >= aarch64->brp_num)) {
1610 LOG_DEBUG("Invalid BRP number in breakpoint");
1611 return ERROR_OK;
1612 }
1613 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx64, brp_i,
1614 brp_list[brp_i].control, brp_list[brp_i].value);
1615 brp_list[brp_i].used = 0;
1616 brp_list[brp_i].value = 0;
1617 brp_list[brp_i].control = 0;
1618 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1619 + CPUV8_DBG_BCR_BASE + 16 * brp_list[brp_i].BRPn,
1620 brp_list[brp_i].control);
1621 if (retval != ERROR_OK)
1622 return retval;
1623 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1624 + CPUV8_DBG_BVR_BASE + 16 * brp_list[brp_i].BRPn,
1625 brp_list[brp_i].value);
1626 if (retval != ERROR_OK)
1627 return retval;
1628
1629 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1630 + CPUV8_DBG_BVR_BASE + 4 + 16 * brp_list[brp_i].BRPn,
1631 (uint32_t)brp_list[brp_i].value);
1632 if (retval != ERROR_OK)
1633 return retval;
1634 breakpoint->set = 0;
1635 return ERROR_OK;
1636 }
1637 } else {
1638 /* restore original instruction (kept in target endianness) */
1639 if (breakpoint->length == 4) {
1640 retval = target_write_memory(target,
1641 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1642 4, 1, breakpoint->orig_instr);
1643 if (retval != ERROR_OK)
1644 return retval;
1645 } else {
1646 retval = target_write_memory(target,
1647 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1648 2, 1, breakpoint->orig_instr);
1649 if (retval != ERROR_OK)
1650 return retval;
1651 }
1652 }
1653 breakpoint->set = 0;
1654
1655 return ERROR_OK;
1656 }
1657
1658 static int aarch64_add_breakpoint(struct target *target,
1659 struct breakpoint *breakpoint)
1660 {
1661 struct aarch64_common *aarch64 = target_to_aarch64(target);
1662
1663 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1664 LOG_INFO("no hardware breakpoint available");
1665 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1666 }
1667
1668 if (breakpoint->type == BKPT_HARD)
1669 aarch64->brp_num_available--;
1670
1671 return aarch64_set_breakpoint(target, breakpoint, 0x00); /* Exact match */
1672 }
1673
1674 static int aarch64_add_context_breakpoint(struct target *target,
1675 struct breakpoint *breakpoint)
1676 {
1677 struct aarch64_common *aarch64 = target_to_aarch64(target);
1678
1679 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1680 LOG_INFO("no hardware breakpoint available");
1681 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1682 }
1683
1684 if (breakpoint->type == BKPT_HARD)
1685 aarch64->brp_num_available--;
1686
1687 return aarch64_set_context_breakpoint(target, breakpoint, 0x02); /* asid match */
1688 }
1689
1690 static int aarch64_add_hybrid_breakpoint(struct target *target,
1691 struct breakpoint *breakpoint)
1692 {
1693 struct aarch64_common *aarch64 = target_to_aarch64(target);
1694
1695 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1696 LOG_INFO("no hardware breakpoint available");
1697 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1698 }
1699
1700 if (breakpoint->type == BKPT_HARD)
1701 aarch64->brp_num_available--;
1702
1703 return aarch64_set_hybrid_breakpoint(target, breakpoint); /* ??? */
1704 }
1705
1706
1707 static int aarch64_remove_breakpoint(struct target *target, struct breakpoint *breakpoint)
1708 {
1709 struct aarch64_common *aarch64 = target_to_aarch64(target);
1710
1711 #if 0
1712 /* It is perfectly possible to remove breakpoints while the target is running */
1713 if (target->state != TARGET_HALTED) {
1714 LOG_WARNING("target not halted");
1715 return ERROR_TARGET_NOT_HALTED;
1716 }
1717 #endif
1718
1719 if (breakpoint->set) {
1720 aarch64_unset_breakpoint(target, breakpoint);
1721 if (breakpoint->type == BKPT_HARD)
1722 aarch64->brp_num_available++;
1723 }
1724
1725 return ERROR_OK;
1726 }
1727
1728 /*
1729 * Cortex-A8 Reset functions
1730 */
1731
1732 static int aarch64_assert_reset(struct target *target)
1733 {
1734 struct armv8_common *armv8 = target_to_armv8(target);
1735
1736 LOG_DEBUG(" ");
1737
1738 /* FIXME when halt is requested, make it work somehow... */
1739
1740 /* Issue some kind of warm reset. */
1741 if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT))
1742 target_handle_event(target, TARGET_EVENT_RESET_ASSERT);
1743 else if (jtag_get_reset_config() & RESET_HAS_SRST) {
1744 /* REVISIT handle "pulls" cases, if there's
1745 * hardware that needs them to work.
1746 */
1747 jtag_add_reset(0, 1);
1748 } else {
1749 LOG_ERROR("%s: how to reset?", target_name(target));
1750 return ERROR_FAIL;
1751 }
1752
1753 /* registers are now invalid */
1754 register_cache_invalidate(armv8->arm.core_cache);
1755
1756 target->state = TARGET_RESET;
1757
1758 return ERROR_OK;
1759 }
1760
1761 static int aarch64_deassert_reset(struct target *target)
1762 {
1763 int retval;
1764
1765 LOG_DEBUG(" ");
1766
1767 /* be certain SRST is off */
1768 jtag_add_reset(0, 0);
1769
1770 retval = aarch64_poll(target);
1771 if (retval != ERROR_OK)
1772 return retval;
1773
1774 if (target->reset_halt) {
1775 if (target->state != TARGET_HALTED) {
1776 LOG_WARNING("%s: ran after reset and before halt ...",
1777 target_name(target));
1778 retval = target_halt(target);
1779 if (retval != ERROR_OK)
1780 return retval;
1781 }
1782 }
1783
1784 return ERROR_OK;
1785 }
1786
1787 static int aarch64_write_apb_ap_memory(struct target *target,
1788 uint64_t address, uint32_t size,
1789 uint32_t count, const uint8_t *buffer)
1790 {
1791 /* write memory through APB-AP */
1792 int retval = ERROR_COMMAND_SYNTAX_ERROR;
1793 struct armv8_common *armv8 = target_to_armv8(target);
1794 struct arm *arm = &armv8->arm;
1795 int total_bytes = count * size;
1796 int total_u32;
1797 int start_byte = address & 0x3;
1798 int end_byte = (address + total_bytes) & 0x3;
1799 struct reg *reg;
1800 uint32_t dscr;
1801 uint8_t *tmp_buff = NULL;
1802
1803 LOG_DEBUG("Writing APB-AP memory address 0x%" PRIx64 " size %" PRIu32 " count%" PRIu32,
1804 address, size, count);
1805 if (target->state != TARGET_HALTED) {
1806 LOG_WARNING("target not halted");
1807 return ERROR_TARGET_NOT_HALTED;
1808 }
1809
1810 total_u32 = DIV_ROUND_UP((address & 3) + total_bytes, 4);
1811
1812 /* Mark register R0 as dirty, as it will be used
1813 * for transferring the data.
1814 * It will be restored automatically when exiting
1815 * debug mode
1816 */
1817 reg = armv8_reg_current(arm, 1);
1818 reg->dirty = true;
1819
1820 reg = armv8_reg_current(arm, 0);
1821 reg->dirty = true;
1822
1823 /* clear any abort */
1824 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1825 armv8->debug_base + CPUV8_DBG_DRCR, DRCR_CSE);
1826 if (retval != ERROR_OK)
1827 return retval;
1828
1829
1830 /* This algorithm comes from DDI0487A.g, chapter J9.1 */
1831
1832 /* The algorithm only copies 32 bit words, so the buffer
1833 * should be expanded to include the words at either end.
1834 * The first and last words will be read first to avoid
1835 * corruption if needed.
1836 */
1837 tmp_buff = malloc(total_u32 * 4);
1838
1839 if ((start_byte != 0) && (total_u32 > 1)) {
1840 /* First bytes not aligned - read the 32 bit word to avoid corrupting
1841 * the other bytes in the word.
1842 */
1843 retval = aarch64_read_apb_ap_memory(target, (address & ~0x3), 4, 1, tmp_buff);
1844 if (retval != ERROR_OK)
1845 goto error_free_buff_w;
1846 }
1847
1848 /* If end of write is not aligned, or the write is less than 4 bytes */
1849 if ((end_byte != 0) ||
1850 ((total_u32 == 1) && (total_bytes != 4))) {
1851
1852 /* Read the last word to avoid corruption during 32 bit write */
1853 int mem_offset = (total_u32-1) * 4;
1854 retval = aarch64_read_apb_ap_memory(target, (address & ~0x3) + mem_offset, 4, 1, &tmp_buff[mem_offset]);
1855 if (retval != ERROR_OK)
1856 goto error_free_buff_w;
1857 }
1858
1859 /* Copy the write buffer over the top of the temporary buffer */
1860 memcpy(&tmp_buff[start_byte], buffer, total_bytes);
1861
1862 /* We now have a 32 bit aligned buffer that can be written */
1863
1864 /* Read DSCR */
1865 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1866 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
1867 if (retval != ERROR_OK)
1868 goto error_free_buff_w;
1869
1870 /* Set Normal access mode */
1871 dscr = (dscr & ~DSCR_MA);
1872 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1873 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
1874
1875 if (arm->core_state == ARM_STATE_AARCH64) {
1876 /* Write X0 with value 'address' using write procedure */
1877 /* Step 1.a+b - Write the address for read access into DBGDTR_EL0 */
1878 retval += aarch64_write_dcc_64(armv8, address & ~0x3ULL);
1879 /* Step 1.c - Copy value from DTR to R0 using instruction mrs DBGDTR_EL0, x0 */
1880 retval += aarch64_exec_opcode(target,
1881 ARMV8_MRS(SYSTEM_DBG_DBGDTR_EL0, 0), &dscr);
1882 } else {
1883 /* Write R0 with value 'address' using write procedure */
1884 /* Step 1.a+b - Write the address for read access into DBGDTRRX */
1885 retval += aarch64_write_dcc(armv8, address & ~0x3ULL);
1886 /* Step 1.c - Copy value from DTR to R0 using instruction mrc DBGDTRTXint, r0 */
1887 retval += aarch64_exec_opcode(target,
1888 T32_FMTITR(ARMV4_5_MRC(14, 0, 0, 0, 5, 0)), &dscr);
1889
1890 }
1891 /* Step 1.d - Change DCC to memory mode */
1892 dscr = dscr | DSCR_MA;
1893 retval += mem_ap_write_atomic_u32(armv8->debug_ap,
1894 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
1895 if (retval != ERROR_OK)
1896 goto error_unset_dtr_w;
1897
1898
1899 /* Step 2.a - Do the write */
1900 retval = mem_ap_write_buf_noincr(armv8->debug_ap,
1901 tmp_buff, 4, total_u32, armv8->debug_base + CPUV8_DBG_DTRRX);
1902 if (retval != ERROR_OK)
1903 goto error_unset_dtr_w;
1904
1905 /* Step 3.a - Switch DTR mode back to Normal mode */
1906 dscr = (dscr & ~DSCR_MA);
1907 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1908 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
1909 if (retval != ERROR_OK)
1910 goto error_unset_dtr_w;
1911
1912 /* Check for sticky abort flags in the DSCR */
1913 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1914 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
1915 if (retval != ERROR_OK)
1916 goto error_free_buff_w;
1917 if (dscr & (DSCR_ERR | DSCR_SYS_ERROR_PEND)) {
1918 /* Abort occurred - clear it and exit */
1919 LOG_ERROR("abort occurred - dscr = 0x%08" PRIx32, dscr);
1920 mem_ap_write_atomic_u32(armv8->debug_ap,
1921 armv8->debug_base + CPUV8_DBG_DRCR, 1<<2);
1922 goto error_free_buff_w;
1923 }
1924
1925 /* Done */
1926 free(tmp_buff);
1927 return ERROR_OK;
1928
1929 error_unset_dtr_w:
1930 /* Unset DTR mode */
1931 mem_ap_read_atomic_u32(armv8->debug_ap,
1932 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
1933 dscr = (dscr & ~DSCR_MA);
1934 mem_ap_write_atomic_u32(armv8->debug_ap,
1935 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
1936 error_free_buff_w:
1937 LOG_ERROR("error");
1938 free(tmp_buff);
1939 return ERROR_FAIL;
1940 }
1941
1942 static int aarch64_read_apb_ap_memory(struct target *target,
1943 target_addr_t address, uint32_t size,
1944 uint32_t count, uint8_t *buffer)
1945 {
1946 /* read memory through APB-AP */
1947 int retval = ERROR_COMMAND_SYNTAX_ERROR;
1948 struct armv8_common *armv8 = target_to_armv8(target);
1949 struct arm *arm = &armv8->arm;
1950 int total_bytes = count * size;
1951 int total_u32;
1952 int start_byte = address & 0x3;
1953 int end_byte = (address + total_bytes) & 0x3;
1954 struct reg *reg;
1955 uint32_t dscr;
1956 uint8_t *tmp_buff = NULL;
1957 uint8_t *u8buf_ptr;
1958 uint32_t value;
1959
1960 LOG_DEBUG("Reading APB-AP memory address 0x%" TARGET_PRIxADDR " size %" PRIu32 " count%" PRIu32,
1961 address, size, count);
1962 if (target->state != TARGET_HALTED) {
1963 LOG_WARNING("target not halted");
1964 return ERROR_TARGET_NOT_HALTED;
1965 }
1966
1967 total_u32 = DIV_ROUND_UP((address & 3) + total_bytes, 4);
1968 /* Mark register X0, X1 as dirty, as it will be used
1969 * for transferring the data.
1970 * It will be restored automatically when exiting
1971 * debug mode
1972 */
1973 reg = armv8_reg_current(arm, 1);
1974 reg->dirty = true;
1975
1976 reg = armv8_reg_current(arm, 0);
1977 reg->dirty = true;
1978
1979 /* clear any abort */
1980 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1981 armv8->debug_base + CPUV8_DBG_DRCR, DRCR_CSE);
1982 if (retval != ERROR_OK)
1983 goto error_free_buff_r;
1984
1985 /* Read DSCR */
1986 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1987 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
1988
1989 /* This algorithm comes from DDI0487A.g, chapter J9.1 */
1990
1991 /* Set Normal access mode */
1992 dscr = (dscr & ~DSCR_MA);
1993 retval += mem_ap_write_atomic_u32(armv8->debug_ap,
1994 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
1995
1996 if (arm->core_state == ARM_STATE_AARCH64) {
1997 /* Write X0 with value 'address' using write procedure */
1998 /* Step 1.a+b - Write the address for read access into DBGDTR_EL0 */
1999 retval += aarch64_write_dcc_64(armv8, address & ~0x3ULL);
2000 /* Step 1.c - Copy value from DTR to R0 using instruction mrs DBGDTR_EL0, x0 */
2001 retval += aarch64_exec_opcode(target, ARMV8_MRS(SYSTEM_DBG_DBGDTR_EL0, 0), &dscr);
2002 /* Step 1.d - Dummy operation to ensure EDSCR.Txfull == 1 */
2003 retval += aarch64_exec_opcode(target, ARMV8_MSR_GP(SYSTEM_DBG_DBGDTR_EL0, 0), &dscr);
2004 /* Step 1.e - Change DCC to memory mode */
2005 dscr = dscr | DSCR_MA;
2006 retval += mem_ap_write_atomic_u32(armv8->debug_ap,
2007 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
2008 /* Step 1.f - read DBGDTRTX and discard the value */
2009 retval += mem_ap_read_atomic_u32(armv8->debug_ap,
2010 armv8->debug_base + CPUV8_DBG_DTRTX, &value);
2011 } else {
2012 /* Write R0 with value 'address' using write procedure */
2013 /* Step 1.a+b - Write the address for read access into DBGDTRRXint */
2014 retval += aarch64_write_dcc(armv8, address & ~0x3ULL);
2015 /* Step 1.c - Copy value from DTR to R0 using instruction mrc DBGDTRTXint, r0 */
2016 retval += aarch64_exec_opcode(target,
2017 T32_FMTITR(ARMV4_5_MRC(14, 0, 0, 0, 5, 0)), &dscr);
2018 /* Step 1.d - Dummy operation to ensure EDSCR.Txfull == 1 */
2019 retval += aarch64_exec_opcode(target,
2020 T32_FMTITR(ARMV4_5_MCR(14, 0, 0, 0, 5, 0)), &dscr);
2021 /* Step 1.e - Change DCC to memory mode */
2022 dscr = dscr | DSCR_MA;
2023 retval += mem_ap_write_atomic_u32(armv8->debug_ap,
2024 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
2025 /* Step 1.f - read DBGDTRTX and discard the value */
2026 retval += mem_ap_read_atomic_u32(armv8->debug_ap,
2027 armv8->debug_base + CPUV8_DBG_DTRTX, &value);
2028
2029 }
2030 if (retval != ERROR_OK)
2031 goto error_unset_dtr_r;
2032
2033 /* Optimize the read as much as we can, either way we read in a single pass */
2034 if ((start_byte) || (end_byte)) {
2035 /* The algorithm only copies 32 bit words, so the buffer
2036 * should be expanded to include the words at either end.
2037 * The first and last words will be read into a temp buffer
2038 * to avoid corruption
2039 */
2040 tmp_buff = malloc(total_u32 * 4);
2041 if (!tmp_buff)
2042 goto error_unset_dtr_r;
2043
2044 /* use the tmp buffer to read the entire data */
2045 u8buf_ptr = tmp_buff;
2046 } else
2047 /* address and read length are aligned so read directly into the passed buffer */
2048 u8buf_ptr = buffer;
2049
2050 /* Read the data - Each read of the DTRTX register causes the instruction to be reissued
2051 * Abort flags are sticky, so can be read at end of transactions
2052 *
2053 * This data is read in aligned to 32 bit boundary.
2054 */
2055
2056 /* Step 2.a - Loop n-1 times, each read of DBGDTRTX reads the data from [X0] and
2057 * increments X0 by 4. */
2058 retval = mem_ap_read_buf_noincr(armv8->debug_ap, u8buf_ptr, 4, total_u32-1,
2059 armv8->debug_base + CPUV8_DBG_DTRTX);
2060 if (retval != ERROR_OK)
2061 goto error_unset_dtr_r;
2062
2063 /* Step 3.a - set DTR access mode back to Normal mode */
2064 dscr = (dscr & ~DSCR_MA);
2065 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2066 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
2067 if (retval != ERROR_OK)
2068 goto error_free_buff_r;
2069
2070 /* Step 3.b - read DBGDTRTX for the final value */
2071 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2072 armv8->debug_base + CPUV8_DBG_DTRTX, &value);
2073 memcpy(u8buf_ptr + (total_u32-1) * 4, &value, 4);
2074
2075 /* Check for sticky abort flags in the DSCR */
2076 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2077 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2078 if (retval != ERROR_OK)
2079 goto error_free_buff_r;
2080 if (dscr & (DSCR_ERR | DSCR_SYS_ERROR_PEND)) {
2081 /* Abort occurred - clear it and exit */
2082 LOG_ERROR("abort occurred - dscr = 0x%08" PRIx32, dscr);
2083 mem_ap_write_atomic_u32(armv8->debug_ap,
2084 armv8->debug_base + CPUV8_DBG_DRCR, DRCR_CSE);
2085 goto error_free_buff_r;
2086 }
2087
2088 /* check if we need to copy aligned data by applying any shift necessary */
2089 if (tmp_buff) {
2090 memcpy(buffer, tmp_buff + start_byte, total_bytes);
2091 free(tmp_buff);
2092 }
2093
2094 /* Done */
2095 return ERROR_OK;
2096
2097 error_unset_dtr_r:
2098 /* Unset DTR mode */
2099 mem_ap_read_atomic_u32(armv8->debug_ap,
2100 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2101 dscr = (dscr & ~DSCR_MA);
2102 mem_ap_write_atomic_u32(armv8->debug_ap,
2103 armv8->debug_base + CPUV8_DBG_DSCR, dscr);
2104 error_free_buff_r:
2105 LOG_ERROR("error");
2106 free(tmp_buff);
2107 return ERROR_FAIL;
2108 }
2109
2110 static int aarch64_read_phys_memory(struct target *target,
2111 target_addr_t address, uint32_t size,
2112 uint32_t count, uint8_t *buffer)
2113 {
2114 int retval = ERROR_COMMAND_SYNTAX_ERROR;
2115 LOG_DEBUG("Reading memory at real address 0x%" TARGET_PRIxADDR "; size %" PRId32 "; count %" PRId32,
2116 address, size, count);
2117
2118 if (count && buffer) {
2119 /* read memory through APB-AP */
2120 retval = aarch64_mmu_modify(target, 0);
2121 if (retval != ERROR_OK)
2122 return retval;
2123 retval = aarch64_read_apb_ap_memory(target, address, size, count, buffer);
2124 }
2125 return retval;
2126 }
2127
2128 static int aarch64_read_memory(struct target *target, target_addr_t address,
2129 uint32_t size, uint32_t count, uint8_t *buffer)
2130 {
2131 int mmu_enabled = 0;
2132 int retval;
2133
2134 /* aarch64 handles unaligned memory access */
2135 LOG_DEBUG("Reading memory at address 0x%" TARGET_PRIxADDR "; size %" PRId32 "; count %" PRId32, address,
2136 size, count);
2137
2138 /* determine if MMU was enabled on target stop */
2139 retval = aarch64_mmu(target, &mmu_enabled);
2140 if (retval != ERROR_OK)
2141 return retval;
2142
2143 if (mmu_enabled) {
2144 retval = aarch64_check_address(target, address);
2145 if (retval != ERROR_OK)
2146 return retval;
2147 /* enable MMU as we could have disabled it for phys access */
2148 retval = aarch64_mmu_modify(target, 1);
2149 if (retval != ERROR_OK)
2150 return retval;
2151 }
2152 return aarch64_read_apb_ap_memory(target, address, size, count, buffer);
2153 }
2154
2155 static int aarch64_write_phys_memory(struct target *target,
2156 target_addr_t address, uint32_t size,
2157 uint32_t count, const uint8_t *buffer)
2158 {
2159 int retval = ERROR_COMMAND_SYNTAX_ERROR;
2160
2161 LOG_DEBUG("Writing memory to real address 0x%" TARGET_PRIxADDR "; size %" PRId32 "; count %" PRId32, address,
2162 size, count);
2163
2164 if (count && buffer) {
2165 /* write memory through APB-AP */
2166 retval = aarch64_mmu_modify(target, 0);
2167 if (retval != ERROR_OK)
2168 return retval;
2169 return aarch64_write_apb_ap_memory(target, address, size, count, buffer);
2170 }
2171
2172 return retval;
2173 }
2174
2175 static int aarch64_write_memory(struct target *target, target_addr_t address,
2176 uint32_t size, uint32_t count, const uint8_t *buffer)
2177 {
2178 int mmu_enabled = 0;
2179 int retval;
2180
2181 /* aarch64 handles unaligned memory access */
2182 LOG_DEBUG("Writing memory at address 0x%" TARGET_PRIxADDR "; size %" PRId32
2183 "; count %" PRId32, address, size, count);
2184
2185 /* determine if MMU was enabled on target stop */
2186 retval = aarch64_mmu(target, &mmu_enabled);
2187 if (retval != ERROR_OK)
2188 return retval;
2189
2190 if (mmu_enabled) {
2191 retval = aarch64_check_address(target, address);
2192 if (retval != ERROR_OK)
2193 return retval;
2194 /* enable MMU as we could have disabled it for phys access */
2195 retval = aarch64_mmu_modify(target, 1);
2196 if (retval != ERROR_OK)
2197 return retval;
2198 }
2199 return aarch64_write_apb_ap_memory(target, address, size, count, buffer);
2200 }
2201
2202 static int aarch64_handle_target_request(void *priv)
2203 {
2204 struct target *target = priv;
2205 struct armv8_common *armv8 = target_to_armv8(target);
2206 int retval;
2207
2208 if (!target_was_examined(target))
2209 return ERROR_OK;
2210 if (!target->dbg_msg_enabled)
2211 return ERROR_OK;
2212
2213 if (target->state == TARGET_RUNNING) {
2214 uint32_t request;
2215 uint32_t dscr;
2216 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2217 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2218
2219 /* check if we have data */
2220 while ((dscr & DSCR_DTR_TX_FULL) && (retval == ERROR_OK)) {
2221 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2222 armv8->debug_base + CPUV8_DBG_DTRTX, &request);
2223 if (retval == ERROR_OK) {
2224 target_request(target, request);
2225 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2226 armv8->debug_base + CPUV8_DBG_DSCR, &dscr);
2227 }
2228 }
2229 }
2230
2231 return ERROR_OK;
2232 }
2233
2234 static int aarch64_examine_first(struct target *target)
2235 {
2236 struct aarch64_common *aarch64 = target_to_aarch64(target);
2237 struct armv8_common *armv8 = &aarch64->armv8_common;
2238 struct adiv5_dap *swjdp = armv8->arm.dap;
2239 int i;
2240 int retval = ERROR_OK;
2241 uint64_t debug, ttypr;
2242 uint32_t cpuid;
2243 uint32_t tmp0, tmp1;
2244 debug = ttypr = cpuid = 0;
2245
2246 /* We do one extra read to ensure DAP is configured,
2247 * we call ahbap_debugport_init(swjdp) instead
2248 */
2249 retval = dap_dp_init(swjdp);
2250 if (retval != ERROR_OK)
2251 return retval;
2252
2253 /* Search for the APB-AB - it is needed for access to debug registers */
2254 retval = dap_find_ap(swjdp, AP_TYPE_APB_AP, &armv8->debug_ap);
2255 if (retval != ERROR_OK) {
2256 LOG_ERROR("Could not find APB-AP for debug access");
2257 return retval;
2258 }
2259
2260 retval = mem_ap_init(armv8->debug_ap);
2261 if (retval != ERROR_OK) {
2262 LOG_ERROR("Could not initialize the APB-AP");
2263 return retval;
2264 }
2265
2266 armv8->debug_ap->memaccess_tck = 80;
2267
2268 if (!target->dbgbase_set) {
2269 uint32_t dbgbase;
2270 /* Get ROM Table base */
2271 uint32_t apid;
2272 int32_t coreidx = target->coreid;
2273 retval = dap_get_debugbase(armv8->debug_ap, &dbgbase, &apid);
2274 if (retval != ERROR_OK)
2275 return retval;
2276 /* Lookup 0x15 -- Processor DAP */
2277 retval = dap_lookup_cs_component(armv8->debug_ap, dbgbase, 0x15,
2278 &armv8->debug_base, &coreidx);
2279 if (retval != ERROR_OK)
2280 return retval;
2281 LOG_DEBUG("Detected core %" PRId32 " dbgbase: %08" PRIx32
2282 " apid: %08" PRIx32, coreidx, armv8->debug_base, apid);
2283 } else
2284 armv8->debug_base = target->dbgbase;
2285
2286 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2287 armv8->debug_base + CPUV8_DBG_LOCKACCESS, 0xC5ACCE55);
2288 if (retval != ERROR_OK) {
2289 LOG_DEBUG("LOCK debug access fail");
2290 return retval;
2291 }
2292
2293 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2294 armv8->debug_base + CPUV8_DBG_OSLAR, 0);
2295 if (retval != ERROR_OK) {
2296 LOG_DEBUG("Examine %s failed", "oslock");
2297 return retval;
2298 }
2299
2300 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2301 armv8->debug_base + CPUV8_DBG_MAINID0, &cpuid);
2302 if (retval != ERROR_OK) {
2303 LOG_DEBUG("Examine %s failed", "CPUID");
2304 return retval;
2305 }
2306
2307 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2308 armv8->debug_base + CPUV8_DBG_MEMFEATURE0, &tmp0);
2309 retval += mem_ap_read_atomic_u32(armv8->debug_ap,
2310 armv8->debug_base + CPUV8_DBG_MEMFEATURE0 + 4, &tmp1);
2311 if (retval != ERROR_OK) {
2312 LOG_DEBUG("Examine %s failed", "Memory Model Type");
2313 return retval;
2314 }
2315 ttypr |= tmp1;
2316 ttypr = (ttypr << 32) | tmp0;
2317
2318 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2319 armv8->debug_base + CPUV8_DBG_DBGFEATURE0, &tmp0);
2320 retval += mem_ap_read_atomic_u32(armv8->debug_ap,
2321 armv8->debug_base + CPUV8_DBG_DBGFEATURE0 + 4, &tmp1);
2322 if (retval != ERROR_OK) {
2323 LOG_DEBUG("Examine %s failed", "ID_AA64DFR0_EL1");
2324 return retval;
2325 }
2326 debug |= tmp1;
2327 debug = (debug << 32) | tmp0;
2328
2329 LOG_DEBUG("cpuid = 0x%08" PRIx32, cpuid);
2330 LOG_DEBUG("ttypr = 0x%08" PRIx64, ttypr);
2331 LOG_DEBUG("debug = 0x%08" PRIx64, debug);
2332
2333 if (target->ctibase == 0) {
2334 /* assume a v8 rom table layout */
2335 armv8->cti_base = target->ctibase = armv8->debug_base + 0x10000;
2336 LOG_INFO("Target ctibase is not set, assuming 0x%0" PRIx32, target->ctibase);
2337 } else
2338 armv8->cti_base = target->ctibase;
2339
2340 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2341 armv8->cti_base + CTI_UNLOCK , 0xC5ACCE55);
2342 if (retval != ERROR_OK)
2343 return retval;
2344
2345
2346 armv8->arm.core_type = ARM_MODE_MON;
2347 retval = aarch64_dpm_setup(aarch64, debug);
2348 if (retval != ERROR_OK)
2349 return retval;
2350
2351 /* Setup Breakpoint Register Pairs */
2352 aarch64->brp_num = (uint32_t)((debug >> 12) & 0x0F) + 1;
2353 aarch64->brp_num_context = (uint32_t)((debug >> 28) & 0x0F) + 1;
2354 aarch64->brp_num_available = aarch64->brp_num;
2355 aarch64->brp_list = calloc(aarch64->brp_num, sizeof(struct aarch64_brp));
2356 for (i = 0; i < aarch64->brp_num; i++) {
2357 aarch64->brp_list[i].used = 0;
2358 if (i < (aarch64->brp_num-aarch64->brp_num_context))
2359 aarch64->brp_list[i].type = BRP_NORMAL;
2360 else
2361 aarch64->brp_list[i].type = BRP_CONTEXT;
2362 aarch64->brp_list[i].value = 0;
2363 aarch64->brp_list[i].control = 0;
2364 aarch64->brp_list[i].BRPn = i;
2365 }
2366
2367 LOG_DEBUG("Configured %i hw breakpoints", aarch64->brp_num);
2368
2369 target_set_examined(target);
2370 return ERROR_OK;
2371 }
2372
2373 static int aarch64_examine(struct target *target)
2374 {
2375 int retval = ERROR_OK;
2376
2377 /* don't re-probe hardware after each reset */
2378 if (!target_was_examined(target))
2379 retval = aarch64_examine_first(target);
2380
2381 /* Configure core debug access */
2382 if (retval == ERROR_OK)
2383 retval = aarch64_init_debug_access(target);
2384
2385 return retval;
2386 }
2387
2388 /*
2389 * Cortex-A8 target creation and initialization
2390 */
2391
2392 static int aarch64_init_target(struct command_context *cmd_ctx,
2393 struct target *target)
2394 {
2395 /* examine_first() does a bunch of this */
2396 return ERROR_OK;
2397 }
2398
2399 static int aarch64_init_arch_info(struct target *target,
2400 struct aarch64_common *aarch64, struct jtag_tap *tap)
2401 {
2402 struct armv8_common *armv8 = &aarch64->armv8_common;
2403 struct adiv5_dap *dap = armv8->arm.dap;
2404
2405 armv8->arm.dap = dap;
2406
2407 /* Setup struct aarch64_common */
2408 aarch64->common_magic = AARCH64_COMMON_MAGIC;
2409 /* tap has no dap initialized */
2410 if (!tap->dap) {
2411 tap->dap = dap_init();
2412
2413 /* Leave (only) generic DAP stuff for debugport_init() */
2414 tap->dap->tap = tap;
2415 }
2416
2417 armv8->arm.dap = tap->dap;
2418
2419 aarch64->fast_reg_read = 0;
2420
2421 /* register arch-specific functions */
2422 armv8->examine_debug_reason = NULL;
2423
2424 armv8->post_debug_entry = aarch64_post_debug_entry;
2425
2426 armv8->pre_restore_context = NULL;
2427
2428 armv8->armv8_mmu.read_physical_memory = aarch64_read_phys_memory;
2429
2430 /* REVISIT v7a setup should be in a v7a-specific routine */
2431 armv8_init_arch_info(target, armv8);
2432 target_register_timer_callback(aarch64_handle_target_request, 1, 1, target);
2433
2434 return ERROR_OK;
2435 }
2436
2437 static int aarch64_target_create(struct target *target, Jim_Interp *interp)
2438 {
2439 struct aarch64_common *aarch64 = calloc(1, sizeof(struct aarch64_common));
2440
2441 return aarch64_init_arch_info(target, aarch64, target->tap);
2442 }
2443
2444 static int aarch64_mmu(struct target *target, int *enabled)
2445 {
2446 if (target->state != TARGET_HALTED) {
2447 LOG_ERROR("%s: target not halted", __func__);
2448 return ERROR_TARGET_INVALID;
2449 }
2450
2451 *enabled = target_to_aarch64(target)->armv8_common.armv8_mmu.mmu_enabled;
2452 return ERROR_OK;
2453 }
2454
2455 static int aarch64_virt2phys(struct target *target, target_addr_t virt,
2456 target_addr_t *phys)
2457 {
2458 return armv8_mmu_translate_va(target, virt, phys);
2459 }
2460
2461 COMMAND_HANDLER(aarch64_handle_cache_info_command)
2462 {
2463 struct target *target = get_current_target(CMD_CTX);
2464 struct armv8_common *armv8 = target_to_armv8(target);
2465
2466 return armv8_handle_cache_info_command(CMD_CTX,
2467 &armv8->armv8_mmu.armv8_cache);
2468 }
2469
2470
2471 COMMAND_HANDLER(aarch64_handle_dbginit_command)
2472 {
2473 struct target *target = get_current_target(CMD_CTX);
2474 if (!target_was_examined(target)) {
2475 LOG_ERROR("target not examined yet");
2476 return ERROR_FAIL;
2477 }
2478
2479 return aarch64_init_debug_access(target);
2480 }
2481 COMMAND_HANDLER(aarch64_handle_smp_off_command)
2482 {
2483 struct target *target = get_current_target(CMD_CTX);
2484 /* check target is an smp target */
2485 struct target_list *head;
2486 struct target *curr;
2487 head = target->head;
2488 target->smp = 0;
2489 if (head != (struct target_list *)NULL) {
2490 while (head != (struct target_list *)NULL) {
2491 curr = head->target;
2492 curr->smp = 0;
2493 head = head->next;
2494 }
2495 /* fixes the target display to the debugger */
2496 target->gdb_service->target = target;
2497 }
2498 return ERROR_OK;
2499 }
2500
2501 COMMAND_HANDLER(aarch64_handle_smp_on_command)
2502 {
2503 struct target *target = get_current_target(CMD_CTX);
2504 struct target_list *head;
2505 struct target *curr;
2506 head = target->head;
2507 if (head != (struct target_list *)NULL) {
2508 target->smp = 1;
2509 while (head != (struct target_list *)NULL) {
2510 curr = head->target;
2511 curr->smp = 1;
2512 head = head->next;
2513 }
2514 }
2515 return ERROR_OK;
2516 }
2517
2518 COMMAND_HANDLER(aarch64_handle_smp_gdb_command)
2519 {
2520 struct target *target = get_current_target(CMD_CTX);
2521 int retval = ERROR_OK;
2522 struct target_list *head;
2523 head = target->head;
2524 if (head != (struct target_list *)NULL) {
2525 if (CMD_ARGC == 1) {
2526 int coreid = 0;
2527 COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], coreid);
2528 if (ERROR_OK != retval)
2529 return retval;
2530 target->gdb_service->core[1] = coreid;
2531
2532 }
2533 command_print(CMD_CTX, "gdb coreid %" PRId32 " -> %" PRId32, target->gdb_service->core[0]
2534 , target->gdb_service->core[1]);
2535 }
2536 return ERROR_OK;
2537 }
2538
2539 static const struct command_registration aarch64_exec_command_handlers[] = {
2540 {
2541 .name = "cache_info",
2542 .handler = aarch64_handle_cache_info_command,
2543 .mode = COMMAND_EXEC,
2544 .help = "display information about target caches",
2545 .usage = "",
2546 },
2547 {
2548 .name = "dbginit",
2549 .handler = aarch64_handle_dbginit_command,
2550 .mode = COMMAND_EXEC,
2551 .help = "Initialize core debug",
2552 .usage = "",
2553 },
2554 { .name = "smp_off",
2555 .handler = aarch64_handle_smp_off_command,
2556 .mode = COMMAND_EXEC,
2557 .help = "Stop smp handling",
2558 .usage = "",
2559 },
2560 {
2561 .name = "smp_on",
2562 .handler = aarch64_handle_smp_on_command,
2563 .mode = COMMAND_EXEC,
2564 .help = "Restart smp handling",
2565 .usage = "",
2566 },
2567 {
2568 .name = "smp_gdb",
2569 .handler = aarch64_handle_smp_gdb_command,
2570 .mode = COMMAND_EXEC,
2571 .help = "display/fix current core played to gdb",
2572 .usage = "",
2573 },
2574
2575
2576 COMMAND_REGISTRATION_DONE
2577 };
2578 static const struct command_registration aarch64_command_handlers[] = {
2579 {
2580 .chain = arm_command_handlers,
2581 },
2582 {
2583 .chain = armv8_command_handlers,
2584 },
2585 {
2586 .name = "cortex_a",
2587 .mode = COMMAND_ANY,
2588 .help = "Cortex-A command group",
2589 .usage = "",
2590 .chain = aarch64_exec_command_handlers,
2591 },
2592 COMMAND_REGISTRATION_DONE
2593 };
2594
2595 struct target_type aarch64_target = {
2596 .name = "aarch64",
2597
2598 .poll = aarch64_poll,
2599 .arch_state = armv8_arch_state,
2600
2601 .halt = aarch64_halt,
2602 .resume = aarch64_resume,
2603 .step = aarch64_step,
2604
2605 .assert_reset = aarch64_assert_reset,
2606 .deassert_reset = aarch64_deassert_reset,
2607
2608 /* REVISIT allow exporting VFP3 registers ... */
2609 .get_gdb_reg_list = armv8_get_gdb_reg_list,
2610
2611 .read_memory = aarch64_read_memory,
2612 .write_memory = aarch64_write_memory,
2613
2614 .checksum_memory = arm_checksum_memory,
2615 .blank_check_memory = arm_blank_check_memory,
2616
2617 .run_algorithm = armv4_5_run_algorithm,
2618
2619 .add_breakpoint = aarch64_add_breakpoint,
2620 .add_context_breakpoint = aarch64_add_context_breakpoint,
2621 .add_hybrid_breakpoint = aarch64_add_hybrid_breakpoint,
2622 .remove_breakpoint = aarch64_remove_breakpoint,
2623 .add_watchpoint = NULL,
2624 .remove_watchpoint = NULL,
2625
2626 .commands = aarch64_command_handlers,
2627 .target_create = aarch64_target_create,
2628 .init_target = aarch64_init_target,
2629 .examine = aarch64_examine,
2630
2631 .read_phys_memory = aarch64_read_phys_memory,
2632 .write_phys_memory = aarch64_write_phys_memory,
2633 .mmu = aarch64_mmu,
2634 .virt2phys = aarch64_virt2phys,
2635 };
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)