Code Review / openocd.git / blob
? search:
summary | shortlog | log | commit | commitdiff | review | tree
history | raw | HEAD
aarch64: Add ARMv8 AARCH64 support files
[openocd.git] / src / target / aarch64.c
1 /***************************************************************************
2 * Copyright (C) 2015 by David Ung *
3 * *
4 * This program is free software; you can redistribute it and/or modify *
5 * it under the terms of the GNU General Public License as published by *
6 * the Free Software Foundation; either version 2 of the License, or *
7 * (at your option) any later version. *
8 * *
9 * This program is distributed in the hope that it will be useful, *
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
12 * GNU General Public License for more details. *
13 * *
14 * You should have received a copy of the GNU General Public License *
15 * along with this program; if not, write to the *
16 * Free Software Foundation, Inc., *
17 * *
18 ***************************************************************************/
19
20 #ifdef HAVE_CONFIG_H
21 #include "config.h"
22 #endif
23
24 #include "breakpoints.h"
25 #include "aarch64.h"
26 #include "register.h"
27 #include "target_request.h"
28 #include "target_type.h"
29 #include "arm_opcodes.h"
30 #include <helper/time_support.h>
31
32 static int aarch64_poll(struct target *target);
33 static int aarch64_debug_entry(struct target *target);
34 static int aarch64_restore_context(struct target *target, bool bpwp);
35 static int aarch64_set_breakpoint(struct target *target,
36 struct breakpoint *breakpoint, uint8_t matchmode);
37 static int aarch64_set_context_breakpoint(struct target *target,
38 struct breakpoint *breakpoint, uint8_t matchmode);
39 static int aarch64_set_hybrid_breakpoint(struct target *target,
40 struct breakpoint *breakpoint);
41 static int aarch64_unset_breakpoint(struct target *target,
42 struct breakpoint *breakpoint);
43 static int aarch64_mmu(struct target *target, int *enabled);
44 static int aarch64_virt2phys(struct target *target,
45 target_addr_t virt, target_addr_t *phys);
46 static int aarch64_read_apb_ab_memory(struct target *target,
47 uint64_t address, uint32_t size, uint32_t count, uint8_t *buffer);
48 static int aarch64_instr_write_data_r0(struct arm_dpm *dpm,
49 uint32_t opcode, uint32_t data);
50
51 static int aarch64_restore_system_control_reg(struct target *target)
52 {
53 int retval = ERROR_OK;
54
55 struct aarch64_common *aarch64 = target_to_aarch64(target);
56 struct armv8_common *armv8 = target_to_armv8(target);
57
58 if (aarch64->system_control_reg != aarch64->system_control_reg_curr) {
59 aarch64->system_control_reg_curr = aarch64->system_control_reg;
60 retval = aarch64_instr_write_data_r0(armv8->arm.dpm,
61 0xd5181000,
62 aarch64->system_control_reg);
63 }
64
65 return retval;
66 }
67
68 /* check address before aarch64_apb read write access with mmu on
69 * remove apb predictible data abort */
70 static int aarch64_check_address(struct target *target, uint32_t address)
71 {
72 /* TODO */
73 return ERROR_OK;
74 }
75 /* modify system_control_reg in order to enable or disable mmu for :
76 * - virt2phys address conversion
77 * - read or write memory in phys or virt address */
78 static int aarch64_mmu_modify(struct target *target, int enable)
79 {
80 struct aarch64_common *aarch64 = target_to_aarch64(target);
81 struct armv8_common *armv8 = &aarch64->armv8_common;
82 int retval = ERROR_OK;
83
84 if (enable) {
85 /* if mmu enabled at target stop and mmu not enable */
86 if (!(aarch64->system_control_reg & 0x1U)) {
87 LOG_ERROR("trying to enable mmu on target stopped with mmu disable");
88 return ERROR_FAIL;
89 }
90 if (!(aarch64->system_control_reg_curr & 0x1U)) {
91 aarch64->system_control_reg_curr |= 0x1U;
92 retval = aarch64_instr_write_data_r0(armv8->arm.dpm,
93 0xd5181000,
94 aarch64->system_control_reg_curr);
95 }
96 } else {
97 if (aarch64->system_control_reg_curr & 0x4U) {
98 /* data cache is active */
99 aarch64->system_control_reg_curr &= ~0x4U;
100 /* flush data cache armv7 function to be called */
101 if (armv8->armv8_mmu.armv8_cache.flush_all_data_cache)
102 armv8->armv8_mmu.armv8_cache.flush_all_data_cache(target);
103 }
104 if ((aarch64->system_control_reg_curr & 0x1U)) {
105 aarch64->system_control_reg_curr &= ~0x1U;
106 retval = aarch64_instr_write_data_r0(armv8->arm.dpm,
107 0xd5181000,
108 aarch64->system_control_reg_curr);
109 }
110 }
111 return retval;
112 }
113
114 /*
115 * Basic debug access, very low level assumes state is saved
116 */
117 static int aarch64_init_debug_access(struct target *target)
118 {
119 struct armv8_common *armv8 = target_to_armv8(target);
120 int retval;
121 uint32_t dummy;
122
123 LOG_DEBUG(" ");
124
125 /* Unlocking the debug registers for modification
126 * The debugport might be uninitialised so try twice */
127 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
128 armv8->debug_base + CPUDBG_LOCKACCESS, 0xC5ACCE55);
129 if (retval != ERROR_OK) {
130 /* try again */
131 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
132 armv8->debug_base + CPUDBG_LOCKACCESS, 0xC5ACCE55);
133 if (retval == ERROR_OK)
134 LOG_USER("Locking debug access failed on first, but succeeded on second try.");
135 }
136 if (retval != ERROR_OK)
137 return retval;
138 /* Clear Sticky Power Down status Bit in PRSR to enable access to
139 the registers in the Core Power Domain */
140 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
141 armv8->debug_base + CPUDBG_PRSR, &dummy);
142 if (retval != ERROR_OK)
143 return retval;
144
145 /* Enabling of instruction execution in debug mode is done in debug_entry code */
146
147 /* Resync breakpoint registers */
148
149 /* Since this is likely called from init or reset, update target state information*/
150 return aarch64_poll(target);
151 }
152
153 /* To reduce needless round-trips, pass in a pointer to the current
154 * DSCR value. Initialize it to zero if you just need to know the
155 * value on return from this function; or DSCR_INSTR_COMP if you
156 * happen to know that no instruction is pending.
157 */
158 static int aarch64_exec_opcode(struct target *target,
159 uint32_t opcode, uint32_t *dscr_p)
160 {
161 uint32_t dscr;
162 int retval;
163 struct armv8_common *armv8 = target_to_armv8(target);
164 dscr = dscr_p ? *dscr_p : 0;
165
166 LOG_DEBUG("exec opcode 0x%08" PRIx32, opcode);
167
168 /* Wait for InstrCompl bit to be set */
169 long long then = timeval_ms();
170 while ((dscr & DSCR_INSTR_COMP) == 0) {
171 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
172 armv8->debug_base + CPUDBG_DSCR, &dscr);
173 if (retval != ERROR_OK) {
174 LOG_ERROR("Could not read DSCR register, opcode = 0x%08" PRIx32, opcode);
175 return retval;
176 }
177 if (timeval_ms() > then + 1000) {
178 LOG_ERROR("Timeout waiting for aarch64_exec_opcode");
179 return ERROR_FAIL;
180 }
181 }
182
183 retval = mem_ap_write_u32(armv8->debug_ap,
184 armv8->debug_base + CPUDBG_ITR, opcode);
185 if (retval != ERROR_OK)
186 return retval;
187
188 then = timeval_ms();
189 do {
190 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
191 armv8->debug_base + CPUDBG_DSCR, &dscr);
192 if (retval != ERROR_OK) {
193 LOG_ERROR("Could not read DSCR register");
194 return retval;
195 }
196 if (timeval_ms() > then + 1000) {
197 LOG_ERROR("Timeout waiting for aarch64_exec_opcode");
198 return ERROR_FAIL;
199 }
200 } while ((dscr & DSCR_INSTR_COMP) == 0); /* Wait for InstrCompl bit to be set */
201
202 if (dscr_p)
203 *dscr_p = dscr;
204
205 return retval;
206 }
207
208 /* Write to memory mapped registers directly with no cache or mmu handling */
209 static int aarch64_dap_write_memap_register_u32(struct target *target,
210 uint32_t address,
211 uint32_t value)
212 {
213 int retval;
214 struct armv8_common *armv8 = target_to_armv8(target);
215
216 retval = mem_ap_write_atomic_u32(armv8->debug_ap, address, value);
217
218 return retval;
219 }
220
221 /*
222 * AARCH64 implementation of Debug Programmer's Model
223 *
224 * NOTE the invariant: these routines return with DSCR_INSTR_COMP set,
225 * so there's no need to poll for it before executing an instruction.
226 *
227 * NOTE that in several of these cases the "stall" mode might be useful.
228 * It'd let us queue a few operations together... prepare/finish might
229 * be the places to enable/disable that mode.
230 */
231
232 static inline struct aarch64_common *dpm_to_a8(struct arm_dpm *dpm)
233 {
234 return container_of(dpm, struct aarch64_common, armv8_common.dpm);
235 }
236
237 static int aarch64_write_dcc(struct aarch64_common *a8, uint32_t data)
238 {
239 LOG_DEBUG("write DCC 0x%08" PRIx32, data);
240 return mem_ap_write_u32(a8->armv8_common.debug_ap,
241 a8->armv8_common.debug_base + CPUDBG_DTRRX, data);
242 }
243
244 static int aarch64_write_dcc_64(struct aarch64_common *a8, uint64_t data)
245 {
246 int ret;
247 LOG_DEBUG("write DCC 0x%08" PRIx32, (unsigned)data);
248 LOG_DEBUG("write DCC 0x%08" PRIx32, (unsigned)(data >> 32));
249 ret = mem_ap_write_u32(a8->armv8_common.debug_ap,
250 a8->armv8_common.debug_base + CPUDBG_DTRRX, data);
251 ret += mem_ap_write_u32(a8->armv8_common.debug_ap,
252 a8->armv8_common.debug_base + CPUDBG_DTRTX, data >> 32);
253 return ret;
254 }
255
256 static int aarch64_read_dcc(struct aarch64_common *a8, uint32_t *data,
257 uint32_t *dscr_p)
258 {
259 uint32_t dscr = DSCR_INSTR_COMP;
260 int retval;
261
262 if (dscr_p)
263 dscr = *dscr_p;
264
265 /* Wait for DTRRXfull */
266 long long then = timeval_ms();
267 while ((dscr & DSCR_DTR_TX_FULL) == 0) {
268 retval = mem_ap_read_atomic_u32(a8->armv8_common.debug_ap,
269 a8->armv8_common.debug_base + CPUDBG_DSCR,
270 &dscr);
271 if (retval != ERROR_OK)
272 return retval;
273 if (timeval_ms() > then + 1000) {
274 LOG_ERROR("Timeout waiting for read dcc");
275 return ERROR_FAIL;
276 }
277 }
278
279 retval = mem_ap_read_atomic_u32(a8->armv8_common.debug_ap,
280 a8->armv8_common.debug_base + CPUDBG_DTRTX,
281 data);
282 if (retval != ERROR_OK)
283 return retval;
284 LOG_DEBUG("read DCC 0x%08" PRIx32, *data);
285
286 if (dscr_p)
287 *dscr_p = dscr;
288
289 return retval;
290 }
291 static int aarch64_read_dcc_64(struct aarch64_common *a8, uint64_t *data,
292 uint32_t *dscr_p)
293 {
294 uint32_t dscr = DSCR_INSTR_COMP;
295 uint32_t higher;
296 int retval;
297
298 if (dscr_p)
299 dscr = *dscr_p;
300
301 /* Wait for DTRRXfull */
302 long long then = timeval_ms();
303 while ((dscr & DSCR_DTR_TX_FULL) == 0) {
304 retval = mem_ap_read_atomic_u32(a8->armv8_common.debug_ap,
305 a8->armv8_common.debug_base + CPUDBG_DSCR,
306 &dscr);
307 if (retval != ERROR_OK)
308 return retval;
309 if (timeval_ms() > then + 1000) {
310 LOG_ERROR("Timeout waiting for read dcc");
311 return ERROR_FAIL;
312 }
313 }
314
315 retval = mem_ap_read_atomic_u32(a8->armv8_common.debug_ap,
316 a8->armv8_common.debug_base + CPUDBG_DTRTX,
317 (uint32_t *)data);
318 if (retval != ERROR_OK)
319 return retval;
320
321 retval = mem_ap_read_atomic_u32(a8->armv8_common.debug_ap,
322 a8->armv8_common.debug_base + CPUDBG_DTRRX,
323 &higher);
324 if (retval != ERROR_OK)
325 return retval;
326
327 *data = *(uint32_t *)data | (uint64_t)higher << 32;
328 LOG_DEBUG("read DCC 0x%16.16" PRIx64, *data);
329
330 if (dscr_p)
331 *dscr_p = dscr;
332
333 return retval;
334 }
335
336 static int aarch64_dpm_prepare(struct arm_dpm *dpm)
337 {
338 struct aarch64_common *a8 = dpm_to_a8(dpm);
339 uint32_t dscr;
340 int retval;
341
342 /* set up invariant: INSTR_COMP is set after ever DPM operation */
343 long long then = timeval_ms();
344 for (;; ) {
345 retval = mem_ap_read_atomic_u32(a8->armv8_common.debug_ap,
346 a8->armv8_common.debug_base + CPUDBG_DSCR,
347 &dscr);
348 if (retval != ERROR_OK)
349 return retval;
350 if ((dscr & DSCR_INSTR_COMP) != 0)
351 break;
352 if (timeval_ms() > then + 1000) {
353 LOG_ERROR("Timeout waiting for dpm prepare");
354 return ERROR_FAIL;
355 }
356 }
357
358 /* this "should never happen" ... */
359 if (dscr & DSCR_DTR_RX_FULL) {
360 LOG_ERROR("DSCR_DTR_RX_FULL, dscr 0x%08" PRIx32, dscr);
361 /* Clear DCCRX */
362 retval = aarch64_exec_opcode(
363 a8->armv8_common.arm.target,
364 0xd5130400,
365 &dscr);
366 if (retval != ERROR_OK)
367 return retval;
368 }
369
370 return retval;
371 }
372
373 static int aarch64_dpm_finish(struct arm_dpm *dpm)
374 {
375 /* REVISIT what could be done here? */
376 return ERROR_OK;
377 }
378
379 static int aarch64_instr_write_data_dcc(struct arm_dpm *dpm,
380 uint32_t opcode, uint32_t data)
381 {
382 struct aarch64_common *a8 = dpm_to_a8(dpm);
383 int retval;
384 uint32_t dscr = DSCR_INSTR_COMP;
385
386 retval = aarch64_write_dcc(a8, data);
387 if (retval != ERROR_OK)
388 return retval;
389
390 return aarch64_exec_opcode(
391 a8->armv8_common.arm.target,
392 opcode,
393 &dscr);
394 }
395
396 static int aarch64_instr_write_data_dcc_64(struct arm_dpm *dpm,
397 uint32_t opcode, uint64_t data)
398 {
399 struct aarch64_common *a8 = dpm_to_a8(dpm);
400 int retval;
401 uint32_t dscr = DSCR_INSTR_COMP;
402
403 retval = aarch64_write_dcc_64(a8, data);
404 if (retval != ERROR_OK)
405 return retval;
406
407 return aarch64_exec_opcode(
408 a8->armv8_common.arm.target,
409 opcode,
410 &dscr);
411 }
412
413 static int aarch64_instr_write_data_r0(struct arm_dpm *dpm,
414 uint32_t opcode, uint32_t data)
415 {
416 struct aarch64_common *a8 = dpm_to_a8(dpm);
417 uint32_t dscr = DSCR_INSTR_COMP;
418 int retval;
419
420 retval = aarch64_write_dcc(a8, data);
421 if (retval != ERROR_OK)
422 return retval;
423
424 retval = aarch64_exec_opcode(
425 a8->armv8_common.arm.target,
426 0xd5330500,
427 &dscr);
428 if (retval != ERROR_OK)
429 return retval;
430
431 /* then the opcode, taking data from R0 */
432 retval = aarch64_exec_opcode(
433 a8->armv8_common.arm.target,
434 opcode,
435 &dscr);
436
437 return retval;
438 }
439
440 static int aarch64_instr_write_data_r0_64(struct arm_dpm *dpm,
441 uint32_t opcode, uint64_t data)
442 {
443 struct aarch64_common *a8 = dpm_to_a8(dpm);
444 uint32_t dscr = DSCR_INSTR_COMP;
445 int retval;
446
447 retval = aarch64_write_dcc_64(a8, data);
448 if (retval != ERROR_OK)
449 return retval;
450
451 retval = aarch64_exec_opcode(
452 a8->armv8_common.arm.target,
453 0xd5330400,
454 &dscr);
455 if (retval != ERROR_OK)
456 return retval;
457
458 /* then the opcode, taking data from R0 */
459 retval = aarch64_exec_opcode(
460 a8->armv8_common.arm.target,
461 opcode,
462 &dscr);
463
464 return retval;
465 }
466
467 static int aarch64_instr_cpsr_sync(struct arm_dpm *dpm)
468 {
469 struct target *target = dpm->arm->target;
470 uint32_t dscr = DSCR_INSTR_COMP;
471
472 /* "Prefetch flush" after modifying execution status in CPSR */
473 return aarch64_exec_opcode(target,
474 ARMV4_5_MCR(15, 0, 0, 7, 5, 4),
475 &dscr);
476 }
477
478 static int aarch64_instr_read_data_dcc(struct arm_dpm *dpm,
479 uint32_t opcode, uint32_t *data)
480 {
481 struct aarch64_common *a8 = dpm_to_a8(dpm);
482 int retval;
483 uint32_t dscr = DSCR_INSTR_COMP;
484
485 /* the opcode, writing data to DCC */
486 retval = aarch64_exec_opcode(
487 a8->armv8_common.arm.target,
488 opcode,
489 &dscr);
490 if (retval != ERROR_OK)
491 return retval;
492
493 return aarch64_read_dcc(a8, data, &dscr);
494 }
495
496 static int aarch64_instr_read_data_dcc_64(struct arm_dpm *dpm,
497 uint32_t opcode, uint64_t *data)
498 {
499 struct aarch64_common *a8 = dpm_to_a8(dpm);
500 int retval;
501 uint32_t dscr = DSCR_INSTR_COMP;
502
503 /* the opcode, writing data to DCC */
504 retval = aarch64_exec_opcode(
505 a8->armv8_common.arm.target,
506 opcode,
507 &dscr);
508 if (retval != ERROR_OK)
509 return retval;
510
511 return aarch64_read_dcc_64(a8, data, &dscr);
512 }
513
514 static int aarch64_instr_read_data_r0(struct arm_dpm *dpm,
515 uint32_t opcode, uint32_t *data)
516 {
517 struct aarch64_common *a8 = dpm_to_a8(dpm);
518 uint32_t dscr = DSCR_INSTR_COMP;
519 int retval;
520
521 /* the opcode, writing data to R0 */
522 retval = aarch64_exec_opcode(
523 a8->armv8_common.arm.target,
524 opcode,
525 &dscr);
526 if (retval != ERROR_OK)
527 return retval;
528
529 /* write R0 to DCC */
530 retval = aarch64_exec_opcode(
531 a8->armv8_common.arm.target,
532 0xd5130400, /* msr dbgdtr_el0, x0 */
533 &dscr);
534 if (retval != ERROR_OK)
535 return retval;
536
537 return aarch64_read_dcc(a8, data, &dscr);
538 }
539
540 static int aarch64_instr_read_data_r0_64(struct arm_dpm *dpm,
541 uint32_t opcode, uint64_t *data)
542 {
543 struct aarch64_common *a8 = dpm_to_a8(dpm);
544 uint32_t dscr = DSCR_INSTR_COMP;
545 int retval;
546
547 /* the opcode, writing data to R0 */
548 retval = aarch64_exec_opcode(
549 a8->armv8_common.arm.target,
550 opcode,
551 &dscr);
552 if (retval != ERROR_OK)
553 return retval;
554
555 /* write R0 to DCC */
556 retval = aarch64_exec_opcode(
557 a8->armv8_common.arm.target,
558 0xd5130400, /* msr dbgdtr_el0, x0 */
559 &dscr);
560 if (retval != ERROR_OK)
561 return retval;
562
563 return aarch64_read_dcc_64(a8, data, &dscr);
564 }
565
566 static int aarch64_bpwp_enable(struct arm_dpm *dpm, unsigned index_t,
567 uint32_t addr, uint32_t control)
568 {
569 struct aarch64_common *a8 = dpm_to_a8(dpm);
570 uint32_t vr = a8->armv8_common.debug_base;
571 uint32_t cr = a8->armv8_common.debug_base;
572 int retval;
573
574 switch (index_t) {
575 case 0 ... 15: /* breakpoints */
576 vr += CPUDBG_BVR_BASE;
577 cr += CPUDBG_BCR_BASE;
578 break;
579 case 16 ... 31: /* watchpoints */
580 vr += CPUDBG_WVR_BASE;
581 cr += CPUDBG_WCR_BASE;
582 index_t -= 16;
583 break;
584 default:
585 return ERROR_FAIL;
586 }
587 vr += 4 * index_t;
588 cr += 4 * index_t;
589
590 LOG_DEBUG("A8: bpwp enable, vr %08x cr %08x",
591 (unsigned) vr, (unsigned) cr);
592
593 retval = aarch64_dap_write_memap_register_u32(dpm->arm->target,
594 vr, addr);
595 if (retval != ERROR_OK)
596 return retval;
597 retval = aarch64_dap_write_memap_register_u32(dpm->arm->target,
598 cr, control);
599 return retval;
600 }
601
602 static int aarch64_bpwp_disable(struct arm_dpm *dpm, unsigned index_t)
603 {
604 return ERROR_OK;
605
606 #if 0
607 struct aarch64_common *a8 = dpm_to_a8(dpm);
608 uint32_t cr;
609
610 switch (index_t) {
611 case 0 ... 15:
612 cr = a8->armv8_common.debug_base + CPUDBG_BCR_BASE;
613 break;
614 case 16 ... 31:
615 cr = a8->armv8_common.debug_base + CPUDBG_WCR_BASE;
616 index_t -= 16;
617 break;
618 default:
619 return ERROR_FAIL;
620 }
621 cr += 4 * index_t;
622
623 LOG_DEBUG("A8: bpwp disable, cr %08x", (unsigned) cr);
624
625 /* clear control register */
626 return aarch64_dap_write_memap_register_u32(dpm->arm->target, cr, 0);
627 #endif
628 }
629
630 static int aarch64_dpm_setup(struct aarch64_common *a8, uint32_t debug)
631 {
632 struct arm_dpm *dpm = &a8->armv8_common.dpm;
633 int retval;
634
635 dpm->arm = &a8->armv8_common.arm;
636 dpm->didr = debug;
637
638 dpm->prepare = aarch64_dpm_prepare;
639 dpm->finish = aarch64_dpm_finish;
640
641 dpm->instr_write_data_dcc = aarch64_instr_write_data_dcc;
642 dpm->instr_write_data_dcc_64 = aarch64_instr_write_data_dcc_64;
643 dpm->instr_write_data_r0 = aarch64_instr_write_data_r0;
644 dpm->instr_write_data_r0_64 = aarch64_instr_write_data_r0_64;
645 dpm->instr_cpsr_sync = aarch64_instr_cpsr_sync;
646
647 dpm->instr_read_data_dcc = aarch64_instr_read_data_dcc;
648 dpm->instr_read_data_dcc_64 = aarch64_instr_read_data_dcc_64;
649 dpm->instr_read_data_r0 = aarch64_instr_read_data_r0;
650 dpm->instr_read_data_r0_64 = aarch64_instr_read_data_r0_64;
651
652 dpm->arm_reg_current = armv8_reg_current;
653
654 dpm->bpwp_enable = aarch64_bpwp_enable;
655 dpm->bpwp_disable = aarch64_bpwp_disable;
656
657 retval = arm_dpm_setup(dpm);
658 if (retval == ERROR_OK)
659 retval = arm_dpm_initialize(dpm);
660
661 return retval;
662 }
663 static struct target *get_aarch64(struct target *target, int32_t coreid)
664 {
665 struct target_list *head;
666 struct target *curr;
667
668 head = target->head;
669 while (head != (struct target_list *)NULL) {
670 curr = head->target;
671 if ((curr->coreid == coreid) && (curr->state == TARGET_HALTED))
672 return curr;
673 head = head->next;
674 }
675 return target;
676 }
677 static int aarch64_halt(struct target *target);
678
679 static int aarch64_halt_smp(struct target *target)
680 {
681 int retval = 0;
682 struct target_list *head;
683 struct target *curr;
684 head = target->head;
685 while (head != (struct target_list *)NULL) {
686 curr = head->target;
687 if ((curr != target) && (curr->state != TARGET_HALTED))
688 retval += aarch64_halt(curr);
689 head = head->next;
690 }
691 return retval;
692 }
693
694 static int update_halt_gdb(struct target *target)
695 {
696 int retval = 0;
697 if (target->gdb_service && target->gdb_service->core[0] == -1) {
698 target->gdb_service->target = target;
699 target->gdb_service->core[0] = target->coreid;
700 retval += aarch64_halt_smp(target);
701 }
702 return retval;
703 }
704
705 /*
706 * Cortex-A8 Run control
707 */
708
709 static int aarch64_poll(struct target *target)
710 {
711 int retval = ERROR_OK;
712 uint32_t dscr;
713 struct aarch64_common *aarch64 = target_to_aarch64(target);
714 struct armv8_common *armv8 = &aarch64->armv8_common;
715 enum target_state prev_target_state = target->state;
716 /* toggle to another core is done by gdb as follow */
717 /* maint packet J core_id */
718 /* continue */
719 /* the next polling trigger an halt event sent to gdb */
720 if ((target->state == TARGET_HALTED) && (target->smp) &&
721 (target->gdb_service) &&
722 (target->gdb_service->target == NULL)) {
723 target->gdb_service->target =
724 get_aarch64(target, target->gdb_service->core[1]);
725 target_call_event_callbacks(target, TARGET_EVENT_HALTED);
726 return retval;
727 }
728 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
729 armv8->debug_base + CPUDBG_DSCR, &dscr);
730 if (retval != ERROR_OK)
731 return retval;
732 aarch64->cpudbg_dscr = dscr;
733
734 if (DSCR_RUN_MODE(dscr) == (DSCR_CORE_HALTED | DSCR_CORE_RESTARTED)) {
735 if (prev_target_state != TARGET_HALTED) {
736 /* We have a halting debug event */
737 LOG_DEBUG("Target halted");
738 target->state = TARGET_HALTED;
739 if ((prev_target_state == TARGET_RUNNING)
740 || (prev_target_state == TARGET_UNKNOWN)
741 || (prev_target_state == TARGET_RESET)) {
742 retval = aarch64_debug_entry(target);
743 if (retval != ERROR_OK)
744 return retval;
745 if (target->smp) {
746 retval = update_halt_gdb(target);
747 if (retval != ERROR_OK)
748 return retval;
749 }
750 target_call_event_callbacks(target,
751 TARGET_EVENT_HALTED);
752 }
753 if (prev_target_state == TARGET_DEBUG_RUNNING) {
754 LOG_DEBUG(" ");
755
756 retval = aarch64_debug_entry(target);
757 if (retval != ERROR_OK)
758 return retval;
759 if (target->smp) {
760 retval = update_halt_gdb(target);
761 if (retval != ERROR_OK)
762 return retval;
763 }
764
765 target_call_event_callbacks(target,
766 TARGET_EVENT_DEBUG_HALTED);
767 }
768 }
769 } else if (DSCR_RUN_MODE(dscr) == DSCR_CORE_RESTARTED)
770 target->state = TARGET_RUNNING;
771 else {
772 LOG_DEBUG("Unknown target state dscr = 0x%08" PRIx32, dscr);
773 target->state = TARGET_UNKNOWN;
774 }
775
776 return retval;
777 }
778
779 static int aarch64_halt(struct target *target)
780 {
781 int retval = ERROR_OK;
782 uint32_t dscr;
783 struct armv8_common *armv8 = target_to_armv8(target);
784
785 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
786 armv8->debug_base + 0x10000 + 0, &dscr);
787 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
788 armv8->debug_base + 0x10000 + 0, 1);
789 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
790 armv8->debug_base + 0x10000 + 0, &dscr);
791
792 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
793 armv8->debug_base + 0x10000 + 0x140, &dscr);
794 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
795 armv8->debug_base + 0x10000 + 0x140, 6);
796 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
797 armv8->debug_base + 0x10000 + 0x140, &dscr);
798
799 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
800 armv8->debug_base + 0x10000 + 0xa0, &dscr);
801 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
802 armv8->debug_base + 0x10000 + 0xa0, 5);
803 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
804 armv8->debug_base + 0x10000 + 0xa0, &dscr);
805
806 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
807 armv8->debug_base + 0x10000 + 0xa4, &dscr);
808 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
809 armv8->debug_base + 0x10000 + 0xa4, 2);
810 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
811 armv8->debug_base + 0x10000 + 0xa4, &dscr);
812
813 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
814 armv8->debug_base + 0x10000 + 0x20, &dscr);
815 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
816 armv8->debug_base + 0x10000 + 0x20, 4);
817 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
818 armv8->debug_base + 0x10000 + 0x20, &dscr);
819
820 /*
821 * enter halting debug mode
822 */
823 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
824 armv8->debug_base + CPUDBG_DSCR, &dscr);
825 if (retval != ERROR_OK)
826 return retval;
827
828 # /* STATUS */
829 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
830 armv8->debug_base + 0x10000 + 0x134, &dscr);
831
832 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
833 armv8->debug_base + 0x10000 + 0x1c, &dscr);
834 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
835 armv8->debug_base + 0x10000 + 0x1c, 1);
836 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
837 armv8->debug_base + 0x10000 + 0x1c, &dscr);
838
839
840 long long then = timeval_ms();
841 for (;; ) {
842 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
843 armv8->debug_base + CPUDBG_DSCR, &dscr);
844 if (retval != ERROR_OK)
845 return retval;
846 if ((dscr & DSCR_CORE_HALTED) != 0)
847 break;
848 if (timeval_ms() > then + 1000) {
849 LOG_ERROR("Timeout waiting for halt");
850 return ERROR_FAIL;
851 }
852 }
853
854 target->debug_reason = DBG_REASON_DBGRQ;
855
856 return ERROR_OK;
857 }
858
859 static int aarch64_internal_restore(struct target *target, int current,
860 uint64_t *address, int handle_breakpoints, int debug_execution)
861 {
862 struct armv8_common *armv8 = target_to_armv8(target);
863 struct arm *arm = &armv8->arm;
864 int retval;
865 uint64_t resume_pc;
866
867 if (!debug_execution)
868 target_free_all_working_areas(target);
869
870 /* current = 1: continue on current pc, otherwise continue at <address> */
871 resume_pc = buf_get_u64(arm->pc->value, 0, 64);
872 if (!current)
873 resume_pc = *address;
874 else
875 *address = resume_pc;
876
877 /* Make sure that the Armv7 gdb thumb fixups does not
878 * kill the return address
879 */
880 switch (arm->core_state) {
881 case ARM_STATE_ARM:
882 case ARM_STATE_AARCH64:
883 resume_pc &= 0xFFFFFFFFFFFFFFFC;
884 break;
885 case ARM_STATE_THUMB:
886 case ARM_STATE_THUMB_EE:
887 /* When the return address is loaded into PC
888 * bit 0 must be 1 to stay in Thumb state
889 */
890 resume_pc |= 0x1;
891 break;
892 case ARM_STATE_JAZELLE:
893 LOG_ERROR("How do I resume into Jazelle state??");
894 return ERROR_FAIL;
895 }
896 LOG_DEBUG("resume pc = 0x%16" PRIx64, resume_pc);
897 buf_set_u64(arm->pc->value, 0, 64, resume_pc);
898 arm->pc->dirty = 1;
899 arm->pc->valid = 1;
900 #if 0
901 /* restore dpm_mode at system halt */
902 dpm_modeswitch(&armv8->dpm, ARM_MODE_ANY);
903 #endif
904 /* called it now before restoring context because it uses cpu
905 * register r0 for restoring system control register */
906 retval = aarch64_restore_system_control_reg(target);
907 if (retval != ERROR_OK)
908 return retval;
909 retval = aarch64_restore_context(target, handle_breakpoints);
910 if (retval != ERROR_OK)
911 return retval;
912 target->debug_reason = DBG_REASON_NOTHALTED;
913 target->state = TARGET_RUNNING;
914
915 /* registers are now invalid */
916 register_cache_invalidate(arm->core_cache);
917
918 #if 0
919 /* the front-end may request us not to handle breakpoints */
920 if (handle_breakpoints) {
921 /* Single step past breakpoint at current address */
922 breakpoint = breakpoint_find(target, resume_pc);
923 if (breakpoint) {
924 LOG_DEBUG("unset breakpoint at 0x%8.8x", breakpoint->address);
925 cortex_m3_unset_breakpoint(target, breakpoint);
926 cortex_m3_single_step_core(target);
927 cortex_m3_set_breakpoint(target, breakpoint);
928 }
929 }
930 #endif
931
932 return retval;
933 }
934
935 static int aarch64_internal_restart(struct target *target)
936 {
937 struct armv8_common *armv8 = target_to_armv8(target);
938 struct arm *arm = &armv8->arm;
939 int retval;
940 uint32_t dscr;
941 /*
942 * * Restart core and wait for it to be started. Clear ITRen and sticky
943 * * exception flags: see ARMv7 ARM, C5.9.
944 *
945 * REVISIT: for single stepping, we probably want to
946 * disable IRQs by default, with optional override...
947 */
948
949 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
950 armv8->debug_base + CPUDBG_DSCR, &dscr);
951 if (retval != ERROR_OK)
952 return retval;
953
954 if ((dscr & DSCR_INSTR_COMP) == 0)
955 LOG_ERROR("DSCR InstrCompl must be set before leaving debug!");
956
957 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
958 armv8->debug_base + CPUDBG_DSCR, dscr & ~DSCR_ITR_EN);
959 if (retval != ERROR_OK)
960 return retval;
961
962 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
963 armv8->debug_base + CPUDBG_DRCR, DRCR_RESTART |
964 DRCR_CLEAR_EXCEPTIONS);
965 if (retval != ERROR_OK)
966 return retval;
967
968 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
969 armv8->debug_base + 0x10000 + 0x10, 1);
970 if (retval != ERROR_OK)
971 return retval;
972
973 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
974 armv8->debug_base + 0x10000 + 0x1c, 2);
975 if (retval != ERROR_OK)
976 return retval;
977
978 long long then = timeval_ms();
979 for (;; ) {
980 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
981 armv8->debug_base + CPUDBG_DSCR, &dscr);
982 if (retval != ERROR_OK)
983 return retval;
984 if ((dscr & DSCR_CORE_RESTARTED) != 0)
985 break;
986 if (timeval_ms() > then + 1000) {
987 LOG_ERROR("Timeout waiting for resume");
988 return ERROR_FAIL;
989 }
990 }
991
992 target->debug_reason = DBG_REASON_NOTHALTED;
993 target->state = TARGET_RUNNING;
994
995 /* registers are now invalid */
996 register_cache_invalidate(arm->core_cache);
997
998 return ERROR_OK;
999 }
1000
1001 static int aarch64_restore_smp(struct target *target, int handle_breakpoints)
1002 {
1003 int retval = 0;
1004 struct target_list *head;
1005 struct target *curr;
1006 uint64_t address;
1007 head = target->head;
1008 while (head != (struct target_list *)NULL) {
1009 curr = head->target;
1010 if ((curr != target) && (curr->state != TARGET_RUNNING)) {
1011 /* resume current address , not in step mode */
1012 retval += aarch64_internal_restore(curr, 1, &address,
1013 handle_breakpoints, 0);
1014 retval += aarch64_internal_restart(curr);
1015 }
1016 head = head->next;
1017
1018 }
1019 return retval;
1020 }
1021
1022 static int aarch64_resume(struct target *target, int current,
1023 target_addr_t address, int handle_breakpoints, int debug_execution)
1024 {
1025 int retval = 0;
1026 uint64_t resume_addr;
1027
1028 if (address) {
1029 LOG_DEBUG("resuming with custom address not supported");
1030 return ERROR_FAIL;
1031 }
1032
1033 /* dummy resume for smp toggle in order to reduce gdb impact */
1034 if ((target->smp) && (target->gdb_service->core[1] != -1)) {
1035 /* simulate a start and halt of target */
1036 target->gdb_service->target = NULL;
1037 target->gdb_service->core[0] = target->gdb_service->core[1];
1038 /* fake resume at next poll we play the target core[1], see poll*/
1039 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
1040 return 0;
1041 }
1042 aarch64_internal_restore(target, current, &resume_addr, handle_breakpoints, debug_execution);
1043 if (target->smp) {
1044 target->gdb_service->core[0] = -1;
1045 retval = aarch64_restore_smp(target, handle_breakpoints);
1046 if (retval != ERROR_OK)
1047 return retval;
1048 }
1049 aarch64_internal_restart(target);
1050
1051 if (!debug_execution) {
1052 target->state = TARGET_RUNNING;
1053 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
1054 LOG_DEBUG("target resumed at 0x%" PRIx64, resume_addr);
1055 } else {
1056 target->state = TARGET_DEBUG_RUNNING;
1057 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
1058 LOG_DEBUG("target debug resumed at 0x%" PRIx64, resume_addr);
1059 }
1060
1061 return ERROR_OK;
1062 }
1063
1064 static int aarch64_debug_entry(struct target *target)
1065 {
1066 uint32_t dscr;
1067 int retval = ERROR_OK;
1068 struct aarch64_common *aarch64 = target_to_aarch64(target);
1069 struct armv8_common *armv8 = target_to_armv8(target);
1070
1071 LOG_DEBUG("dscr = 0x%08" PRIx32, aarch64->cpudbg_dscr);
1072
1073 /* REVISIT surely we should not re-read DSCR !! */
1074 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1075 armv8->debug_base + CPUDBG_DSCR, &dscr);
1076 if (retval != ERROR_OK)
1077 return retval;
1078
1079 /* REVISIT see A8 TRM 12.11.4 steps 2..3 -- make sure that any
1080 * imprecise data aborts get discarded by issuing a Data
1081 * Synchronization Barrier: ARMV4_5_MCR(15, 0, 0, 7, 10, 4).
1082 */
1083
1084 /* Enable the ITR execution once we are in debug mode */
1085 dscr |= DSCR_ITR_EN;
1086 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1087 armv8->debug_base + CPUDBG_DSCR, dscr);
1088 if (retval != ERROR_OK)
1089 return retval;
1090
1091 /* Examine debug reason */
1092 arm_dpm_report_dscr(&armv8->dpm, aarch64->cpudbg_dscr);
1093
1094 /* save address of instruction that triggered the watchpoint? */
1095 if (target->debug_reason == DBG_REASON_WATCHPOINT) {
1096 uint32_t wfar;
1097
1098 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1099 armv8->debug_base + CPUDBG_WFAR,
1100 &wfar);
1101 if (retval != ERROR_OK)
1102 return retval;
1103 arm_dpm_report_wfar(&armv8->dpm, wfar);
1104 }
1105
1106 retval = arm_dpm_read_current_registers_64(&armv8->dpm);
1107
1108 if (armv8->post_debug_entry) {
1109 retval = armv8->post_debug_entry(target);
1110 if (retval != ERROR_OK)
1111 return retval;
1112 }
1113
1114 return retval;
1115 }
1116
1117 static int aarch64_post_debug_entry(struct target *target)
1118 {
1119 struct aarch64_common *aarch64 = target_to_aarch64(target);
1120 struct armv8_common *armv8 = &aarch64->armv8_common;
1121 struct armv8_mmu_common *armv8_mmu = &armv8->armv8_mmu;
1122 uint32_t sctlr_el1 = 0;
1123 int retval;
1124
1125 mem_ap_write_atomic_u32(armv8->debug_ap,
1126 armv8->debug_base + CPUDBG_DRCR, 1<<2);
1127 retval = aarch64_instr_read_data_r0(armv8->arm.dpm,
1128 0xd5381000, &sctlr_el1);
1129 if (retval != ERROR_OK)
1130 return retval;
1131
1132 LOG_DEBUG("sctlr_el1 = %#8.8x", sctlr_el1);
1133 aarch64->system_control_reg = sctlr_el1;
1134 aarch64->system_control_reg_curr = sctlr_el1;
1135 aarch64->curr_mode = armv8->arm.core_mode;
1136
1137 armv8_mmu->mmu_enabled = sctlr_el1 & 0x1U ? 1 : 0;
1138 armv8_mmu->armv8_cache.d_u_cache_enabled = sctlr_el1 & 0x4U ? 1 : 0;
1139 armv8_mmu->armv8_cache.i_cache_enabled = sctlr_el1 & 0x1000U ? 1 : 0;
1140
1141 #if 0
1142 if (armv8->armv8_mmu.armv8_cache.ctype == -1)
1143 armv8_identify_cache(target);
1144 #endif
1145
1146 return ERROR_OK;
1147 }
1148
1149 static int aarch64_step(struct target *target, int current, target_addr_t address,
1150 int handle_breakpoints)
1151 {
1152 struct armv8_common *armv8 = target_to_armv8(target);
1153 struct arm *arm = &armv8->arm;
1154 struct breakpoint *breakpoint = NULL;
1155 struct breakpoint stepbreakpoint;
1156 struct reg *r;
1157 int retval;
1158
1159 if (target->state != TARGET_HALTED) {
1160 LOG_WARNING("target not halted");
1161 return ERROR_TARGET_NOT_HALTED;
1162 }
1163
1164 /* current = 1: continue on current pc, otherwise continue at <address> */
1165 r = arm->pc;
1166 if (!current)
1167 buf_set_u64(r->value, 0, 64, address);
1168 else
1169 address = buf_get_u64(r->value, 0, 64);
1170
1171 /* The front-end may request us not to handle breakpoints.
1172 * But since Cortex-A8 uses breakpoint for single step,
1173 * we MUST handle breakpoints.
1174 */
1175 handle_breakpoints = 1;
1176 if (handle_breakpoints) {
1177 breakpoint = breakpoint_find(target, address);
1178 if (breakpoint)
1179 aarch64_unset_breakpoint(target, breakpoint);
1180 }
1181
1182 /* Setup single step breakpoint */
1183 stepbreakpoint.address = address;
1184 stepbreakpoint.length = 4;
1185 stepbreakpoint.type = BKPT_HARD;
1186 stepbreakpoint.set = 0;
1187
1188 /* Break on IVA mismatch */
1189 aarch64_set_breakpoint(target, &stepbreakpoint, 0x04);
1190
1191 target->debug_reason = DBG_REASON_SINGLESTEP;
1192
1193 retval = aarch64_resume(target, 1, address, 0, 0);
1194 if (retval != ERROR_OK)
1195 return retval;
1196
1197 long long then = timeval_ms();
1198 while (target->state != TARGET_HALTED) {
1199 retval = aarch64_poll(target);
1200 if (retval != ERROR_OK)
1201 return retval;
1202 if (timeval_ms() > then + 1000) {
1203 LOG_ERROR("timeout waiting for target halt");
1204 return ERROR_FAIL;
1205 }
1206 }
1207
1208 aarch64_unset_breakpoint(target, &stepbreakpoint);
1209
1210 target->debug_reason = DBG_REASON_BREAKPOINT;
1211
1212 if (breakpoint)
1213 aarch64_set_breakpoint(target, breakpoint, 0);
1214
1215 if (target->state != TARGET_HALTED)
1216 LOG_DEBUG("target stepped");
1217
1218 return ERROR_OK;
1219 }
1220
1221 static int aarch64_restore_context(struct target *target, bool bpwp)
1222 {
1223 struct armv8_common *armv8 = target_to_armv8(target);
1224
1225 LOG_DEBUG(" ");
1226
1227 if (armv8->pre_restore_context)
1228 armv8->pre_restore_context(target);
1229
1230 return arm_dpm_write_dirty_registers(&armv8->dpm, bpwp);
1231
1232 return ERROR_OK;
1233 }
1234
1235 /*
1236 * Cortex-A8 Breakpoint and watchpoint functions
1237 */
1238
1239 /* Setup hardware Breakpoint Register Pair */
1240 static int aarch64_set_breakpoint(struct target *target,
1241 struct breakpoint *breakpoint, uint8_t matchmode)
1242 {
1243 int retval;
1244 int brp_i = 0;
1245 uint32_t control;
1246 uint8_t byte_addr_select = 0x0F;
1247 struct aarch64_common *aarch64 = target_to_aarch64(target);
1248 struct armv8_common *armv8 = &aarch64->armv8_common;
1249 struct aarch64_brp *brp_list = aarch64->brp_list;
1250
1251 if (breakpoint->set) {
1252 LOG_WARNING("breakpoint already set");
1253 return ERROR_OK;
1254 }
1255
1256 if (breakpoint->type == BKPT_HARD) {
1257 while (brp_list[brp_i].used && (brp_i < aarch64->brp_num))
1258 brp_i++;
1259 if (brp_i >= aarch64->brp_num) {
1260 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1261 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1262 }
1263 breakpoint->set = brp_i + 1;
1264 if (breakpoint->length == 2)
1265 byte_addr_select = (3 << (breakpoint->address & 0x02));
1266 control = ((matchmode & 0x7) << 20)
1267 | (byte_addr_select << 5)
1268 | (3 << 1) | 1;
1269 brp_list[brp_i].used = 1;
1270 brp_list[brp_i].value = (breakpoint->address & 0xFFFFFFFC);
1271 brp_list[brp_i].control = control;
1272 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1273 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1274 brp_list[brp_i].value);
1275 if (retval != ERROR_OK)
1276 return retval;
1277 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1278 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1279 brp_list[brp_i].control);
1280 if (retval != ERROR_OK)
1281 return retval;
1282 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1283 brp_list[brp_i].control,
1284 brp_list[brp_i].value);
1285 } else if (breakpoint->type == BKPT_SOFT) {
1286 uint8_t code[4];
1287 if (breakpoint->length == 2)
1288 buf_set_u32(code, 0, 32, ARMV5_T_BKPT(0x11));
1289 else
1290 buf_set_u32(code, 0, 32, ARMV5_BKPT(0x11));
1291 retval = target_read_memory(target,
1292 breakpoint->address & 0xFFFFFFFE,
1293 breakpoint->length, 1,
1294 breakpoint->orig_instr);
1295 if (retval != ERROR_OK)
1296 return retval;
1297 retval = target_write_memory(target,
1298 breakpoint->address & 0xFFFFFFFE,
1299 breakpoint->length, 1, code);
1300 if (retval != ERROR_OK)
1301 return retval;
1302 breakpoint->set = 0x11; /* Any nice value but 0 */
1303 }
1304
1305 return ERROR_OK;
1306 }
1307
1308 static int aarch64_set_context_breakpoint(struct target *target,
1309 struct breakpoint *breakpoint, uint8_t matchmode)
1310 {
1311 int retval = ERROR_FAIL;
1312 int brp_i = 0;
1313 uint32_t control;
1314 uint8_t byte_addr_select = 0x0F;
1315 struct aarch64_common *aarch64 = target_to_aarch64(target);
1316 struct armv8_common *armv8 = &aarch64->armv8_common;
1317 struct aarch64_brp *brp_list = aarch64->brp_list;
1318
1319 if (breakpoint->set) {
1320 LOG_WARNING("breakpoint already set");
1321 return retval;
1322 }
1323 /*check available context BRPs*/
1324 while ((brp_list[brp_i].used ||
1325 (brp_list[brp_i].type != BRP_CONTEXT)) && (brp_i < aarch64->brp_num))
1326 brp_i++;
1327
1328 if (brp_i >= aarch64->brp_num) {
1329 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1330 return ERROR_FAIL;
1331 }
1332
1333 breakpoint->set = brp_i + 1;
1334 control = ((matchmode & 0x7) << 20)
1335 | (byte_addr_select << 5)
1336 | (3 << 1) | 1;
1337 brp_list[brp_i].used = 1;
1338 brp_list[brp_i].value = (breakpoint->asid);
1339 brp_list[brp_i].control = control;
1340 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1341 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1342 brp_list[brp_i].value);
1343 if (retval != ERROR_OK)
1344 return retval;
1345 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1346 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1347 brp_list[brp_i].control);
1348 if (retval != ERROR_OK)
1349 return retval;
1350 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1351 brp_list[brp_i].control,
1352 brp_list[brp_i].value);
1353 return ERROR_OK;
1354
1355 }
1356
1357 static int aarch64_set_hybrid_breakpoint(struct target *target, struct breakpoint *breakpoint)
1358 {
1359 int retval = ERROR_FAIL;
1360 int brp_1 = 0; /* holds the contextID pair */
1361 int brp_2 = 0; /* holds the IVA pair */
1362 uint32_t control_CTX, control_IVA;
1363 uint8_t CTX_byte_addr_select = 0x0F;
1364 uint8_t IVA_byte_addr_select = 0x0F;
1365 uint8_t CTX_machmode = 0x03;
1366 uint8_t IVA_machmode = 0x01;
1367 struct aarch64_common *aarch64 = target_to_aarch64(target);
1368 struct armv8_common *armv8 = &aarch64->armv8_common;
1369 struct aarch64_brp *brp_list = aarch64->brp_list;
1370
1371 if (breakpoint->set) {
1372 LOG_WARNING("breakpoint already set");
1373 return retval;
1374 }
1375 /*check available context BRPs*/
1376 while ((brp_list[brp_1].used ||
1377 (brp_list[brp_1].type != BRP_CONTEXT)) && (brp_1 < aarch64->brp_num))
1378 brp_1++;
1379
1380 printf("brp(CTX) found num: %d\n", brp_1);
1381 if (brp_1 >= aarch64->brp_num) {
1382 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1383 return ERROR_FAIL;
1384 }
1385
1386 while ((brp_list[brp_2].used ||
1387 (brp_list[brp_2].type != BRP_NORMAL)) && (brp_2 < aarch64->brp_num))
1388 brp_2++;
1389
1390 printf("brp(IVA) found num: %d\n", brp_2);
1391 if (brp_2 >= aarch64->brp_num) {
1392 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1393 return ERROR_FAIL;
1394 }
1395
1396 breakpoint->set = brp_1 + 1;
1397 breakpoint->linked_BRP = brp_2;
1398 control_CTX = ((CTX_machmode & 0x7) << 20)
1399 | (brp_2 << 16)
1400 | (0 << 14)
1401 | (CTX_byte_addr_select << 5)
1402 | (3 << 1) | 1;
1403 brp_list[brp_1].used = 1;
1404 brp_list[brp_1].value = (breakpoint->asid);
1405 brp_list[brp_1].control = control_CTX;
1406 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1407 + CPUDBG_BVR_BASE + 4 * brp_list[brp_1].BRPn,
1408 brp_list[brp_1].value);
1409 if (retval != ERROR_OK)
1410 return retval;
1411 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1412 + CPUDBG_BCR_BASE + 4 * brp_list[brp_1].BRPn,
1413 brp_list[brp_1].control);
1414 if (retval != ERROR_OK)
1415 return retval;
1416
1417 control_IVA = ((IVA_machmode & 0x7) << 20)
1418 | (brp_1 << 16)
1419 | (IVA_byte_addr_select << 5)
1420 | (3 << 1) | 1;
1421 brp_list[brp_2].used = 1;
1422 brp_list[brp_2].value = (breakpoint->address & 0xFFFFFFFC);
1423 brp_list[brp_2].control = control_IVA;
1424 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1425 + CPUDBG_BVR_BASE + 4 * brp_list[brp_2].BRPn,
1426 brp_list[brp_2].value);
1427 if (retval != ERROR_OK)
1428 return retval;
1429 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1430 + CPUDBG_BCR_BASE + 4 * brp_list[brp_2].BRPn,
1431 brp_list[brp_2].control);
1432 if (retval != ERROR_OK)
1433 return retval;
1434
1435 return ERROR_OK;
1436 }
1437
1438 static int aarch64_unset_breakpoint(struct target *target, struct breakpoint *breakpoint)
1439 {
1440 int retval;
1441 struct aarch64_common *aarch64 = target_to_aarch64(target);
1442 struct armv8_common *armv8 = &aarch64->armv8_common;
1443 struct aarch64_brp *brp_list = aarch64->brp_list;
1444
1445 if (!breakpoint->set) {
1446 LOG_WARNING("breakpoint not set");
1447 return ERROR_OK;
1448 }
1449
1450 if (breakpoint->type == BKPT_HARD) {
1451 if ((breakpoint->address != 0) && (breakpoint->asid != 0)) {
1452 int brp_i = breakpoint->set - 1;
1453 int brp_j = breakpoint->linked_BRP;
1454 if ((brp_i < 0) || (brp_i >= aarch64->brp_num)) {
1455 LOG_DEBUG("Invalid BRP number in breakpoint");
1456 return ERROR_OK;
1457 }
1458 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%" TARGET_PRIxADDR, brp_i,
1459 brp_list[brp_i].control, brp_list[brp_i].value);
1460 brp_list[brp_i].used = 0;
1461 brp_list[brp_i].value = 0;
1462 brp_list[brp_i].control = 0;
1463 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1464 + CPUDBG_BCR_BASE + 16 * brp_list[brp_i].BRPn,
1465 brp_list[brp_i].control);
1466 if (retval != ERROR_OK)
1467 return retval;
1468 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1469 + CPUDBG_BVR_BASE + 16 * brp_list[brp_i].BRPn,
1470 brp_list[brp_i].value);
1471 if (retval != ERROR_OK)
1472 return retval;
1473 if ((brp_j < 0) || (brp_j >= aarch64->brp_num)) {
1474 LOG_DEBUG("Invalid BRP number in breakpoint");
1475 return ERROR_OK;
1476 }
1477 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx64, brp_j,
1478 brp_list[brp_j].control, brp_list[brp_j].value);
1479 brp_list[brp_j].used = 0;
1480 brp_list[brp_j].value = 0;
1481 brp_list[brp_j].control = 0;
1482 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1483 + CPUDBG_BCR_BASE + 16 * brp_list[brp_j].BRPn,
1484 brp_list[brp_j].control);
1485 if (retval != ERROR_OK)
1486 return retval;
1487 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1488 + CPUDBG_BVR_BASE + 16 * brp_list[brp_j].BRPn,
1489 brp_list[brp_j].value);
1490 if (retval != ERROR_OK)
1491 return retval;
1492 breakpoint->linked_BRP = 0;
1493 breakpoint->set = 0;
1494 return ERROR_OK;
1495
1496 } else {
1497 int brp_i = breakpoint->set - 1;
1498 if ((brp_i < 0) || (brp_i >= aarch64->brp_num)) {
1499 LOG_DEBUG("Invalid BRP number in breakpoint");
1500 return ERROR_OK;
1501 }
1502 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx64, brp_i,
1503 brp_list[brp_i].control, brp_list[brp_i].value);
1504 brp_list[brp_i].used = 0;
1505 brp_list[brp_i].value = 0;
1506 brp_list[brp_i].control = 0;
1507 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1508 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1509 brp_list[brp_i].control);
1510 if (retval != ERROR_OK)
1511 return retval;
1512 retval = aarch64_dap_write_memap_register_u32(target, armv8->debug_base
1513 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1514 brp_list[brp_i].value);
1515 if (retval != ERROR_OK)
1516 return retval;
1517 breakpoint->set = 0;
1518 return ERROR_OK;
1519 }
1520 } else {
1521 /* restore original instruction (kept in target endianness) */
1522 if (breakpoint->length == 4) {
1523 retval = target_write_memory(target,
1524 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1525 4, 1, breakpoint->orig_instr);
1526 if (retval != ERROR_OK)
1527 return retval;
1528 } else {
1529 retval = target_write_memory(target,
1530 breakpoint->address & 0xFFFFFFFFFFFFFFFE,
1531 2, 1, breakpoint->orig_instr);
1532 if (retval != ERROR_OK)
1533 return retval;
1534 }
1535 }
1536 breakpoint->set = 0;
1537
1538 return ERROR_OK;
1539 }
1540
1541 static int aarch64_add_breakpoint(struct target *target,
1542 struct breakpoint *breakpoint)
1543 {
1544 struct aarch64_common *aarch64 = target_to_aarch64(target);
1545
1546 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1547 LOG_INFO("no hardware breakpoint available");
1548 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1549 }
1550
1551 if (breakpoint->type == BKPT_HARD)
1552 aarch64->brp_num_available--;
1553
1554 return aarch64_set_breakpoint(target, breakpoint, 0x00); /* Exact match */
1555 }
1556
1557 static int aarch64_add_context_breakpoint(struct target *target,
1558 struct breakpoint *breakpoint)
1559 {
1560 struct aarch64_common *aarch64 = target_to_aarch64(target);
1561
1562 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1563 LOG_INFO("no hardware breakpoint available");
1564 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1565 }
1566
1567 if (breakpoint->type == BKPT_HARD)
1568 aarch64->brp_num_available--;
1569
1570 return aarch64_set_context_breakpoint(target, breakpoint, 0x02); /* asid match */
1571 }
1572
1573 static int aarch64_add_hybrid_breakpoint(struct target *target,
1574 struct breakpoint *breakpoint)
1575 {
1576 struct aarch64_common *aarch64 = target_to_aarch64(target);
1577
1578 if ((breakpoint->type == BKPT_HARD) && (aarch64->brp_num_available < 1)) {
1579 LOG_INFO("no hardware breakpoint available");
1580 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1581 }
1582
1583 if (breakpoint->type == BKPT_HARD)
1584 aarch64->brp_num_available--;
1585
1586 return aarch64_set_hybrid_breakpoint(target, breakpoint); /* ??? */
1587 }
1588
1589
1590 static int aarch64_remove_breakpoint(struct target *target, struct breakpoint *breakpoint)
1591 {
1592 struct aarch64_common *aarch64 = target_to_aarch64(target);
1593
1594 #if 0
1595 /* It is perfectly possible to remove breakpoints while the target is running */
1596 if (target->state != TARGET_HALTED) {
1597 LOG_WARNING("target not halted");
1598 return ERROR_TARGET_NOT_HALTED;
1599 }
1600 #endif
1601
1602 if (breakpoint->set) {
1603 aarch64_unset_breakpoint(target, breakpoint);
1604 if (breakpoint->type == BKPT_HARD)
1605 aarch64->brp_num_available++;
1606 }
1607
1608 return ERROR_OK;
1609 }
1610
1611 /*
1612 * Cortex-A8 Reset functions
1613 */
1614
1615 static int aarch64_assert_reset(struct target *target)
1616 {
1617 struct armv8_common *armv8 = target_to_armv8(target);
1618
1619 LOG_DEBUG(" ");
1620
1621 /* FIXME when halt is requested, make it work somehow... */
1622
1623 /* Issue some kind of warm reset. */
1624 if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT))
1625 target_handle_event(target, TARGET_EVENT_RESET_ASSERT);
1626 else if (jtag_get_reset_config() & RESET_HAS_SRST) {
1627 /* REVISIT handle "pulls" cases, if there's
1628 * hardware that needs them to work.
1629 */
1630 jtag_add_reset(0, 1);
1631 } else {
1632 LOG_ERROR("%s: how to reset?", target_name(target));
1633 return ERROR_FAIL;
1634 }
1635
1636 /* registers are now invalid */
1637 register_cache_invalidate(armv8->arm.core_cache);
1638
1639 target->state = TARGET_RESET;
1640
1641 return ERROR_OK;
1642 }
1643
1644 static int aarch64_deassert_reset(struct target *target)
1645 {
1646 int retval;
1647
1648 LOG_DEBUG(" ");
1649
1650 /* be certain SRST is off */
1651 jtag_add_reset(0, 0);
1652
1653 retval = aarch64_poll(target);
1654 if (retval != ERROR_OK)
1655 return retval;
1656
1657 if (target->reset_halt) {
1658 if (target->state != TARGET_HALTED) {
1659 LOG_WARNING("%s: ran after reset and before halt ...",
1660 target_name(target));
1661 retval = target_halt(target);
1662 if (retval != ERROR_OK)
1663 return retval;
1664 }
1665 }
1666
1667 return ERROR_OK;
1668 }
1669
1670 static int aarch64_write_apb_ab_memory(struct target *target,
1671 uint64_t address, uint32_t size,
1672 uint32_t count, const uint8_t *buffer)
1673 {
1674 /* write memory through APB-AP */
1675 int retval = ERROR_COMMAND_SYNTAX_ERROR;
1676 struct armv8_common *armv8 = target_to_armv8(target);
1677 struct arm *arm = &armv8->arm;
1678 int total_bytes = count * size;
1679 int total_u32;
1680 int start_byte = address & 0x3;
1681 int end_byte = (address + total_bytes) & 0x3;
1682 struct reg *reg;
1683 uint32_t dscr;
1684 uint8_t *tmp_buff = NULL;
1685 uint32_t i = 0;
1686
1687 LOG_DEBUG("Writing APB-AP memory address 0x%" PRIx64 " size %" PRIu32 " count%" PRIu32,
1688 address, size, count);
1689 if (target->state != TARGET_HALTED) {
1690 LOG_WARNING("target not halted");
1691 return ERROR_TARGET_NOT_HALTED;
1692 }
1693
1694 total_u32 = DIV_ROUND_UP((address & 3) + total_bytes, 4);
1695
1696 /* Mark register R0 as dirty, as it will be used
1697 * for transferring the data.
1698 * It will be restored automatically when exiting
1699 * debug mode
1700 */
1701 reg = armv8_reg_current(arm, 1);
1702 reg->dirty = true;
1703
1704 reg = armv8_reg_current(arm, 0);
1705 reg->dirty = true;
1706
1707 /* clear any abort */
1708 retval = mem_ap_write_atomic_u32(armv8->debug_ap, armv8->debug_base + CPUDBG_DRCR, 1<<2);
1709 if (retval != ERROR_OK)
1710 return retval;
1711
1712 /* This algorithm comes from either :
1713 * Cortex-A8 TRM Example 12-25
1714 * Cortex-R4 TRM Example 11-26
1715 * (slight differences)
1716 */
1717
1718 /* The algorithm only copies 32 bit words, so the buffer
1719 * should be expanded to include the words at either end.
1720 * The first and last words will be read first to avoid
1721 * corruption if needed.
1722 */
1723 tmp_buff = malloc(total_u32 * 4);
1724
1725 if ((start_byte != 0) && (total_u32 > 1)) {
1726 /* First bytes not aligned - read the 32 bit word to avoid corrupting
1727 * the other bytes in the word.
1728 */
1729 retval = aarch64_read_apb_ab_memory(target, (address & ~0x3), 4, 1, tmp_buff);
1730 if (retval != ERROR_OK)
1731 goto error_free_buff_w;
1732 }
1733
1734 /* If end of write is not aligned, or the write is less than 4 bytes */
1735 if ((end_byte != 0) ||
1736 ((total_u32 == 1) && (total_bytes != 4))) {
1737
1738 /* Read the last word to avoid corruption during 32 bit write */
1739 int mem_offset = (total_u32-1) * 4;
1740 retval = aarch64_read_apb_ab_memory(target, (address & ~0x3) + mem_offset, 4, 1, &tmp_buff[mem_offset]);
1741 if (retval != ERROR_OK)
1742 goto error_free_buff_w;
1743 }
1744
1745 /* Copy the write buffer over the top of the temporary buffer */
1746 memcpy(&tmp_buff[start_byte], buffer, total_bytes);
1747
1748 /* We now have a 32 bit aligned buffer that can be written */
1749
1750 /* Read DSCR */
1751 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1752 armv8->debug_base + CPUDBG_DSCR, &dscr);
1753 if (retval != ERROR_OK)
1754 goto error_free_buff_w;
1755
1756 /* Set DTR mode to Normal*/
1757 dscr = (dscr & ~DSCR_EXT_DCC_MASK) | DSCR_EXT_DCC_NON_BLOCKING;
1758 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1759 armv8->debug_base + CPUDBG_DSCR, dscr);
1760 if (retval != ERROR_OK)
1761 goto error_free_buff_w;
1762
1763 if (size > 4) {
1764 LOG_WARNING("reading size >4 bytes not yet supported");
1765 goto error_unset_dtr_w;
1766 }
1767
1768 retval = aarch64_instr_write_data_dcc_64(arm->dpm, 0xd5330401, address+4);
1769 if (retval != ERROR_OK)
1770 goto error_unset_dtr_w;
1771
1772 dscr = DSCR_INSTR_COMP;
1773 while (i < count * size) {
1774 uint32_t val;
1775
1776 memcpy(&val, &buffer[i], size);
1777 retval = aarch64_instr_write_data_dcc(arm->dpm, 0xd5330500, val);
1778 if (retval != ERROR_OK)
1779 goto error_unset_dtr_w;
1780
1781 retval = aarch64_exec_opcode(target, 0xb81fc020, &dscr);
1782 if (retval != ERROR_OK)
1783 goto error_unset_dtr_w;
1784
1785 retval = aarch64_exec_opcode(target, 0x91001021, &dscr);
1786 if (retval != ERROR_OK)
1787 goto error_unset_dtr_w;
1788
1789 i += 4;
1790 }
1791
1792 /* Check for sticky abort flags in the DSCR */
1793 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1794 armv8->debug_base + CPUDBG_DSCR, &dscr);
1795 if (retval != ERROR_OK)
1796 goto error_free_buff_w;
1797 if (dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE)) {
1798 /* Abort occurred - clear it and exit */
1799 LOG_ERROR("abort occurred - dscr = 0x%08" PRIx32, dscr);
1800 mem_ap_write_atomic_u32(armv8->debug_ap,
1801 armv8->debug_base + CPUDBG_DRCR, 1<<2);
1802 goto error_free_buff_w;
1803 }
1804
1805 /* Done */
1806 free(tmp_buff);
1807 return ERROR_OK;
1808
1809 error_unset_dtr_w:
1810 /* Unset DTR mode */
1811 mem_ap_read_atomic_u32(armv8->debug_ap,
1812 armv8->debug_base + CPUDBG_DSCR, &dscr);
1813 dscr = (dscr & ~DSCR_EXT_DCC_MASK) | DSCR_EXT_DCC_NON_BLOCKING;
1814 mem_ap_write_atomic_u32(armv8->debug_ap,
1815 armv8->debug_base + CPUDBG_DSCR, dscr);
1816 error_free_buff_w:
1817 LOG_ERROR("error");
1818 free(tmp_buff);
1819 return ERROR_FAIL;
1820 }
1821
1822 static int aarch64_read_apb_ab_memory(struct target *target,
1823 target_addr_t address, uint32_t size,
1824 uint32_t count, uint8_t *buffer)
1825 {
1826 /* read memory through APB-AP */
1827
1828 int retval = ERROR_COMMAND_SYNTAX_ERROR;
1829 struct armv8_common *armv8 = target_to_armv8(target);
1830 struct arm *arm = &armv8->arm;
1831 struct reg *reg;
1832 uint32_t dscr, val;
1833 uint8_t *tmp_buff = NULL;
1834 uint32_t i = 0;
1835
1836 LOG_DEBUG("Reading APB-AP memory address 0x%" TARGET_PRIxADDR " size %" PRIu32 " count%" PRIu32,
1837 address, size, count);
1838 if (target->state != TARGET_HALTED) {
1839 LOG_WARNING("target not halted");
1840 return ERROR_TARGET_NOT_HALTED;
1841 }
1842
1843 /* Mark register R0 as dirty, as it will be used
1844 * for transferring the data.
1845 * It will be restored automatically when exiting
1846 * debug mode
1847 */
1848 reg = armv8_reg_current(arm, 0);
1849 reg->dirty = true;
1850
1851 /* clear any abort */
1852 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
1853 armv8->debug_base + CPUDBG_DRCR, 1<<2);
1854 if (retval != ERROR_OK)
1855 goto error_free_buff_r;
1856
1857 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1858 armv8->debug_base + CPUDBG_DSCR, &dscr);
1859 if (retval != ERROR_OK)
1860 goto error_unset_dtr_r;
1861
1862 if (size > 4) {
1863 LOG_WARNING("reading size >4 bytes not yet supported");
1864 goto error_unset_dtr_r;
1865 }
1866
1867 while (i < count * size) {
1868
1869 retval = aarch64_instr_write_data_dcc_64(arm->dpm, 0xd5330400, address+4);
1870 if (retval != ERROR_OK)
1871 goto error_unset_dtr_r;
1872 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1873 armv8->debug_base + CPUDBG_DSCR, &dscr);
1874
1875 dscr = DSCR_INSTR_COMP;
1876 retval = aarch64_exec_opcode(target, 0xb85fc000, &dscr);
1877 if (retval != ERROR_OK)
1878 goto error_unset_dtr_r;
1879 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
1880 armv8->debug_base + CPUDBG_DSCR, &dscr);
1881
1882 retval = aarch64_instr_read_data_dcc(arm->dpm, 0xd5130400, &val);
1883 if (retval != ERROR_OK)
1884 goto error_unset_dtr_r;
1885 memcpy(&buffer[i], &val, size);
1886 i += 4;
1887 address += 4;
1888 }
1889
1890 /* Clear any sticky error */
1891 mem_ap_write_atomic_u32(armv8->debug_ap,
1892 armv8->debug_base + CPUDBG_DRCR, 1<<2);
1893
1894 /* Done */
1895 return ERROR_OK;
1896
1897 error_unset_dtr_r:
1898 LOG_WARNING("DSCR = 0x%" PRIx32, dscr);
1899 /* Todo: Unset DTR mode */
1900
1901 error_free_buff_r:
1902 LOG_ERROR("error");
1903 free(tmp_buff);
1904
1905 /* Clear any sticky error */
1906 mem_ap_write_atomic_u32(armv8->debug_ap,
1907 armv8->debug_base + CPUDBG_DRCR, 1<<2);
1908
1909 return ERROR_FAIL;
1910 }
1911
1912 static int aarch64_read_phys_memory(struct target *target,
1913 target_addr_t address, uint32_t size,
1914 uint32_t count, uint8_t *buffer)
1915 {
1916 struct armv8_common *armv8 = target_to_armv8(target);
1917 int retval = ERROR_COMMAND_SYNTAX_ERROR;
1918 struct adiv5_dap *swjdp = armv8->arm.dap;
1919 uint8_t apsel = swjdp->apsel;
1920 LOG_DEBUG("Reading memory at real address 0x%" TARGET_PRIxADDR "; size %" PRId32 "; count %" PRId32,
1921 address, size, count);
1922
1923 if (count && buffer) {
1924
1925 if (armv8->memory_ap_available && (apsel == armv8->memory_ap->ap_num)) {
1926
1927 /* read memory through AHB-AP */
1928 retval = mem_ap_read_buf(armv8->memory_ap, buffer, size, count, address);
1929 } else {
1930 /* read memory through APB-AP */
1931 retval = aarch64_mmu_modify(target, 0);
1932 if (retval != ERROR_OK)
1933 return retval;
1934 retval = aarch64_read_apb_ab_memory(target, address, size, count, buffer);
1935 }
1936 }
1937 return retval;
1938 }
1939
1940 static int aarch64_read_memory(struct target *target, target_addr_t address,
1941 uint32_t size, uint32_t count, uint8_t *buffer)
1942 {
1943 int mmu_enabled = 0;
1944 target_addr_t virt, phys;
1945 int retval;
1946 struct armv8_common *armv8 = target_to_armv8(target);
1947 struct adiv5_dap *swjdp = armv8->arm.dap;
1948 uint8_t apsel = swjdp->apsel;
1949
1950 /* aarch64 handles unaligned memory access */
1951 LOG_DEBUG("Reading memory at address 0x%" TARGET_PRIxADDR "; size %" PRId32 "; count %" PRId32, address,
1952 size, count);
1953
1954 /* determine if MMU was enabled on target stop */
1955 if (!armv8->is_armv7r) {
1956 retval = aarch64_mmu(target, &mmu_enabled);
1957 if (retval != ERROR_OK)
1958 return retval;
1959 }
1960
1961 if (armv8->memory_ap_available && (apsel == armv8->memory_ap->ap_num)) {
1962 if (mmu_enabled) {
1963 virt = address;
1964 retval = aarch64_virt2phys(target, virt, &phys);
1965 if (retval != ERROR_OK)
1966 return retval;
1967
1968 LOG_DEBUG("Reading at virtual address. Translating v:0x%" TARGET_PRIxADDR " to r:0x%" TARGET_PRIxADDR,
1969 virt, phys);
1970 address = phys;
1971 }
1972 retval = aarch64_read_phys_memory(target, address, size, count,
1973 buffer);
1974 } else {
1975 if (mmu_enabled) {
1976 retval = aarch64_check_address(target, address);
1977 if (retval != ERROR_OK)
1978 return retval;
1979 /* enable MMU as we could have disabled it for phys
1980 access */
1981 retval = aarch64_mmu_modify(target, 1);
1982 if (retval != ERROR_OK)
1983 return retval;
1984 }
1985 retval = aarch64_read_apb_ab_memory(target, address, size,
1986 count, buffer);
1987 }
1988 return retval;
1989 }
1990
1991 static int aarch64_write_phys_memory(struct target *target,
1992 target_addr_t address, uint32_t size,
1993 uint32_t count, const uint8_t *buffer)
1994 {
1995 struct armv8_common *armv8 = target_to_armv8(target);
1996 struct adiv5_dap *swjdp = armv8->arm.dap;
1997 int retval = ERROR_COMMAND_SYNTAX_ERROR;
1998 uint8_t apsel = swjdp->apsel;
1999
2000 LOG_DEBUG("Writing memory to real address 0x%" TARGET_PRIxADDR "; size %" PRId32 "; count %" PRId32, address,
2001 size, count);
2002
2003 if (count && buffer) {
2004
2005 if (armv8->memory_ap_available && (apsel == armv8->memory_ap->ap_num)) {
2006
2007 /* write memory through AHB-AP */
2008 retval = mem_ap_write_buf(armv8->memory_ap, buffer, size, count, address);
2009 } else {
2010
2011 /* write memory through APB-AP */
2012 if (!armv8->is_armv7r) {
2013 retval = aarch64_mmu_modify(target, 0);
2014 if (retval != ERROR_OK)
2015 return retval;
2016 }
2017 return aarch64_write_apb_ab_memory(target, address, size, count, buffer);
2018 }
2019 }
2020
2021
2022 /* REVISIT this op is generic ARMv7-A/R stuff */
2023 if (retval == ERROR_OK && target->state == TARGET_HALTED) {
2024 struct arm_dpm *dpm = armv8->arm.dpm;
2025
2026 retval = dpm->prepare(dpm);
2027 if (retval != ERROR_OK)
2028 return retval;
2029
2030 /* The Cache handling will NOT work with MMU active, the
2031 * wrong addresses will be invalidated!
2032 *
2033 * For both ICache and DCache, walk all cache lines in the
2034 * address range. Cortex-A8 has fixed 64 byte line length.
2035 *
2036 * REVISIT per ARMv7, these may trigger watchpoints ...
2037 */
2038
2039 /* invalidate I-Cache */
2040 if (armv8->armv8_mmu.armv8_cache.i_cache_enabled) {
2041 /* ICIMVAU - Invalidate Cache single entry
2042 * with MVA to PoU
2043 * MCR p15, 0, r0, c7, c5, 1
2044 */
2045 for (uint32_t cacheline = address;
2046 cacheline < address + size * count;
2047 cacheline += 64) {
2048 retval = dpm->instr_write_data_r0(dpm,
2049 ARMV4_5_MCR(15, 0, 0, 7, 5, 1),
2050 cacheline);
2051 if (retval != ERROR_OK)
2052 return retval;
2053 }
2054 }
2055
2056 /* invalidate D-Cache */
2057 if (armv8->armv8_mmu.armv8_cache.d_u_cache_enabled) {
2058 /* DCIMVAC - Invalidate data Cache line
2059 * with MVA to PoC
2060 * MCR p15, 0, r0, c7, c6, 1
2061 */
2062 for (uint32_t cacheline = address;
2063 cacheline < address + size * count;
2064 cacheline += 64) {
2065 retval = dpm->instr_write_data_r0(dpm,
2066 ARMV4_5_MCR(15, 0, 0, 7, 6, 1),
2067 cacheline);
2068 if (retval != ERROR_OK)
2069 return retval;
2070 }
2071 }
2072
2073 /* (void) */ dpm->finish(dpm);
2074 }
2075
2076 return retval;
2077 }
2078
2079 static int aarch64_write_memory(struct target *target, target_addr_t address,
2080 uint32_t size, uint32_t count, const uint8_t *buffer)
2081 {
2082 int mmu_enabled = 0;
2083 target_addr_t virt, phys;
2084 int retval;
2085 struct armv8_common *armv8 = target_to_armv8(target);
2086 struct adiv5_dap *swjdp = armv8->arm.dap;
2087 uint8_t apsel = swjdp->apsel;
2088
2089 /* aarch64 handles unaligned memory access */
2090 LOG_DEBUG("Writing memory at address 0x%" TARGET_PRIxADDR "; size %" PRId32
2091 "; count %" PRId32, address, size, count);
2092
2093 /* determine if MMU was enabled on target stop */
2094 if (!armv8->is_armv7r) {
2095 retval = aarch64_mmu(target, &mmu_enabled);
2096 if (retval != ERROR_OK)
2097 return retval;
2098 }
2099
2100 if (armv8->memory_ap_available && (apsel == armv8->memory_ap->ap_num)) {
2101 LOG_DEBUG("Writing memory to address 0x%" TARGET_PRIxADDR "; size %"
2102 PRId32 "; count %" PRId32, address, size, count);
2103 if (mmu_enabled) {
2104 virt = address;
2105 retval = aarch64_virt2phys(target, virt, &phys);
2106 if (retval != ERROR_OK)
2107 return retval;
2108
2109 LOG_DEBUG("Writing to virtual address. Translating v:0x%"
2110 TARGET_PRIxADDR " to r:0x%" TARGET_PRIxADDR, virt, phys);
2111 address = phys;
2112 }
2113 retval = aarch64_write_phys_memory(target, address, size,
2114 count, buffer);
2115 } else {
2116 if (mmu_enabled) {
2117 retval = aarch64_check_address(target, address);
2118 if (retval != ERROR_OK)
2119 return retval;
2120 /* enable MMU as we could have disabled it for phys access */
2121 retval = aarch64_mmu_modify(target, 1);
2122 if (retval != ERROR_OK)
2123 return retval;
2124 }
2125 retval = aarch64_write_apb_ab_memory(target, address, size, count, buffer);
2126 }
2127 return retval;
2128 }
2129
2130 static int aarch64_handle_target_request(void *priv)
2131 {
2132 struct target *target = priv;
2133 struct armv8_common *armv8 = target_to_armv8(target);
2134 int retval;
2135
2136 if (!target_was_examined(target))
2137 return ERROR_OK;
2138 if (!target->dbg_msg_enabled)
2139 return ERROR_OK;
2140
2141 if (target->state == TARGET_RUNNING) {
2142 uint32_t request;
2143 uint32_t dscr;
2144 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2145 armv8->debug_base + CPUDBG_DSCR, &dscr);
2146
2147 /* check if we have data */
2148 while ((dscr & DSCR_DTR_TX_FULL) && (retval == ERROR_OK)) {
2149 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2150 armv8->debug_base + CPUDBG_DTRTX, &request);
2151 if (retval == ERROR_OK) {
2152 target_request(target, request);
2153 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2154 armv8->debug_base + CPUDBG_DSCR, &dscr);
2155 }
2156 }
2157 }
2158
2159 return ERROR_OK;
2160 }
2161
2162 static int aarch64_examine_first(struct target *target)
2163 {
2164 struct aarch64_common *aarch64 = target_to_aarch64(target);
2165 struct armv8_common *armv8 = &aarch64->armv8_common;
2166 struct adiv5_dap *swjdp = armv8->arm.dap;
2167 int retval = ERROR_OK;
2168 uint32_t pfr, debug, ctypr, ttypr, cpuid;
2169 int i;
2170
2171 /* We do one extra read to ensure DAP is configured,
2172 * we call ahbap_debugport_init(swjdp) instead
2173 */
2174 retval = dap_dp_init(swjdp);
2175 if (retval != ERROR_OK)
2176 return retval;
2177
2178 /* Search for the APB-AB - it is needed for access to debug registers */
2179 retval = dap_find_ap(swjdp, AP_TYPE_APB_AP, &armv8->debug_ap);
2180 if (retval != ERROR_OK) {
2181 LOG_ERROR("Could not find APB-AP for debug access");
2182 return retval;
2183 }
2184
2185 retval = mem_ap_init(armv8->debug_ap);
2186 if (retval != ERROR_OK) {
2187 LOG_ERROR("Could not initialize the APB-AP");
2188 return retval;
2189 }
2190
2191 armv8->debug_ap->memaccess_tck = 80;
2192
2193 /* Search for the AHB-AB */
2194 armv8->memory_ap_available = false;
2195 retval = dap_find_ap(swjdp, AP_TYPE_AHB_AP, &armv8->memory_ap);
2196 if (retval == ERROR_OK) {
2197 retval = mem_ap_init(armv8->memory_ap);
2198 if (retval == ERROR_OK)
2199 armv8->memory_ap_available = true;
2200 }
2201 if (retval != ERROR_OK) {
2202 /* AHB-AP not found or unavailable - use the CPU */
2203 LOG_DEBUG("No AHB-AP available for memory access");
2204 }
2205
2206
2207 if (!target->dbgbase_set) {
2208 uint32_t dbgbase;
2209 /* Get ROM Table base */
2210 uint32_t apid;
2211 int32_t coreidx = target->coreid;
2212 retval = dap_get_debugbase(armv8->debug_ap, &dbgbase, &apid);
2213 if (retval != ERROR_OK)
2214 return retval;
2215 /* Lookup 0x15 -- Processor DAP */
2216 retval = dap_lookup_cs_component(armv8->debug_ap, dbgbase, 0x15,
2217 &armv8->debug_base, &coreidx);
2218 if (retval != ERROR_OK)
2219 return retval;
2220 LOG_DEBUG("Detected core %" PRId32 " dbgbase: %08" PRIx32,
2221 coreidx, armv8->debug_base);
2222 } else
2223 armv8->debug_base = target->dbgbase;
2224
2225 retval = mem_ap_write_atomic_u32(armv8->debug_ap,
2226 armv8->debug_base + 0x300, 0);
2227 if (retval != ERROR_OK) {
2228 LOG_DEBUG("Examine %s failed", "oslock");
2229 return retval;
2230 }
2231
2232 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2233 armv8->debug_base + 0x88, &cpuid);
2234 LOG_DEBUG("0x88 = %x", cpuid);
2235
2236 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2237 armv8->debug_base + 0x314, &cpuid);
2238 LOG_DEBUG("0x314 = %x", cpuid);
2239
2240 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2241 armv8->debug_base + 0x310, &cpuid);
2242 LOG_DEBUG("0x310 = %x", cpuid);
2243 if (retval != ERROR_OK)
2244 return retval;
2245
2246 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2247 armv8->debug_base + CPUDBG_CPUID, &cpuid);
2248 if (retval != ERROR_OK) {
2249 LOG_DEBUG("Examine %s failed", "CPUID");
2250 return retval;
2251 }
2252
2253 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2254 armv8->debug_base + CPUDBG_CTYPR, &ctypr);
2255 if (retval != ERROR_OK) {
2256 LOG_DEBUG("Examine %s failed", "CTYPR");
2257 return retval;
2258 }
2259
2260 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2261 armv8->debug_base + CPUDBG_TTYPR, &ttypr);
2262 if (retval != ERROR_OK) {
2263 LOG_DEBUG("Examine %s failed", "TTYPR");
2264 return retval;
2265 }
2266
2267 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2268 armv8->debug_base + ID_AA64PFR0_EL1, &pfr);
2269 if (retval != ERROR_OK) {
2270 LOG_DEBUG("Examine %s failed", "ID_AA64DFR0_EL1");
2271 return retval;
2272 }
2273 retval = mem_ap_read_atomic_u32(armv8->debug_ap,
2274 armv8->debug_base + ID_AA64DFR0_EL1, &debug);
2275 if (retval != ERROR_OK) {
2276 LOG_DEBUG("Examine %s failed", "ID_AA64DFR0_EL1");
2277 return retval;
2278 }
2279
2280 LOG_DEBUG("cpuid = 0x%08" PRIx32, cpuid);
2281 LOG_DEBUG("ctypr = 0x%08" PRIx32, ctypr);
2282 LOG_DEBUG("ttypr = 0x%08" PRIx32, ttypr);
2283 LOG_DEBUG("ID_AA64PFR0_EL1 = 0x%08" PRIx32, pfr);
2284 LOG_DEBUG("ID_AA64DFR0_EL1 = 0x%08" PRIx32, debug);
2285
2286 armv8->arm.core_type = ARM_MODE_MON;
2287 armv8->arm.core_state = ARM_STATE_AARCH64;
2288 retval = aarch64_dpm_setup(aarch64, debug);
2289 if (retval != ERROR_OK)
2290 return retval;
2291
2292 /* Setup Breakpoint Register Pairs */
2293 aarch64->brp_num = ((debug >> 12) & 0x0F) + 1;
2294 aarch64->brp_num_context = ((debug >> 28) & 0x0F) + 1;
2295
2296 /* hack - no context bpt support yet */
2297 aarch64->brp_num_context = 0;
2298
2299 aarch64->brp_num_available = aarch64->brp_num;
2300 aarch64->brp_list = calloc(aarch64->brp_num, sizeof(struct aarch64_brp));
2301 for (i = 0; i < aarch64->brp_num; i++) {
2302 aarch64->brp_list[i].used = 0;
2303 if (i < (aarch64->brp_num-aarch64->brp_num_context))
2304 aarch64->brp_list[i].type = BRP_NORMAL;
2305 else
2306 aarch64->brp_list[i].type = BRP_CONTEXT;
2307 aarch64->brp_list[i].value = 0;
2308 aarch64->brp_list[i].control = 0;
2309 aarch64->brp_list[i].BRPn = i;
2310 }
2311
2312 LOG_DEBUG("Configured %i hw breakpoints", aarch64->brp_num);
2313
2314 target_set_examined(target);
2315 return ERROR_OK;
2316 }
2317
2318 static int aarch64_examine(struct target *target)
2319 {
2320 int retval = ERROR_OK;
2321
2322 /* don't re-probe hardware after each reset */
2323 if (!target_was_examined(target))
2324 retval = aarch64_examine_first(target);
2325
2326 /* Configure core debug access */
2327 if (retval == ERROR_OK)
2328 retval = aarch64_init_debug_access(target);
2329
2330 return retval;
2331 }
2332
2333 /*
2334 * Cortex-A8 target creation and initialization
2335 */
2336
2337 static int aarch64_init_target(struct command_context *cmd_ctx,
2338 struct target *target)
2339 {
2340 /* examine_first() does a bunch of this */
2341 return ERROR_OK;
2342 }
2343
2344 static int aarch64_init_arch_info(struct target *target,
2345 struct aarch64_common *aarch64, struct jtag_tap *tap)
2346 {
2347 struct armv8_common *armv8 = &aarch64->armv8_common;
2348 struct adiv5_dap *dap = armv8->arm.dap;
2349
2350 armv8->arm.dap = dap;
2351
2352 /* Setup struct aarch64_common */
2353 aarch64->common_magic = AARCH64_COMMON_MAGIC;
2354 /* tap has no dap initialized */
2355 if (!tap->dap) {
2356 tap->dap = dap_init();
2357
2358 /* Leave (only) generic DAP stuff for debugport_init() */
2359 tap->dap->tap = tap;
2360 }
2361
2362 armv8->arm.dap = tap->dap;
2363
2364 aarch64->fast_reg_read = 0;
2365
2366 /* register arch-specific functions */
2367 armv8->examine_debug_reason = NULL;
2368
2369 armv8->post_debug_entry = aarch64_post_debug_entry;
2370
2371 armv8->pre_restore_context = NULL;
2372
2373 armv8->armv8_mmu.read_physical_memory = aarch64_read_phys_memory;
2374
2375 /* REVISIT v7a setup should be in a v7a-specific routine */
2376 armv8_init_arch_info(target, armv8);
2377 target_register_timer_callback(aarch64_handle_target_request, 1, 1, target);
2378
2379 return ERROR_OK;
2380 }
2381
2382 static int aarch64_target_create(struct target *target, Jim_Interp *interp)
2383 {
2384 struct aarch64_common *aarch64 = calloc(1, sizeof(struct aarch64_common));
2385
2386 aarch64->armv8_common.is_armv7r = false;
2387
2388 return aarch64_init_arch_info(target, aarch64, target->tap);
2389 }
2390
2391 static int aarch64_mmu(struct target *target, int *enabled)
2392 {
2393 if (target->state != TARGET_HALTED) {
2394 LOG_ERROR("%s: target not halted", __func__);
2395 return ERROR_TARGET_INVALID;
2396 }
2397
2398 *enabled = target_to_aarch64(target)->armv8_common.armv8_mmu.mmu_enabled;
2399 return ERROR_OK;
2400 }
2401
2402 static int aarch64_virt2phys(struct target *target, target_addr_t virt,
2403 target_addr_t *phys)
2404 {
2405 int retval = ERROR_FAIL;
2406 struct armv8_common *armv8 = target_to_armv8(target);
2407 struct adiv5_dap *swjdp = armv8->arm.dap;
2408 uint8_t apsel = swjdp->apsel;
2409 if (armv8->memory_ap_available && (apsel == armv8->memory_ap->ap_num)) {
2410 uint32_t ret;
2411 retval = armv8_mmu_translate_va(target,
2412 virt, &ret);
2413 if (retval != ERROR_OK)
2414 goto done;
2415 *phys = ret;
2416 } else {/* use this method if armv8->memory_ap not selected
2417 * mmu must be enable in order to get a correct translation */
2418 retval = aarch64_mmu_modify(target, 1);
2419 if (retval != ERROR_OK)
2420 goto done;
2421 retval = armv8_mmu_translate_va_pa(target, virt, phys, 1);
2422 }
2423 done:
2424 return retval;
2425 }
2426
2427 COMMAND_HANDLER(aarch64_handle_cache_info_command)
2428 {
2429 struct target *target = get_current_target(CMD_CTX);
2430 struct armv8_common *armv8 = target_to_armv8(target);
2431
2432 return armv8_handle_cache_info_command(CMD_CTX,
2433 &armv8->armv8_mmu.armv8_cache);
2434 }
2435
2436
2437 COMMAND_HANDLER(aarch64_handle_dbginit_command)
2438 {
2439 struct target *target = get_current_target(CMD_CTX);
2440 if (!target_was_examined(target)) {
2441 LOG_ERROR("target not examined yet");
2442 return ERROR_FAIL;
2443 }
2444
2445 return aarch64_init_debug_access(target);
2446 }
2447 COMMAND_HANDLER(aarch64_handle_smp_off_command)
2448 {
2449 struct target *target = get_current_target(CMD_CTX);
2450 /* check target is an smp target */
2451 struct target_list *head;
2452 struct target *curr;
2453 head = target->head;
2454 target->smp = 0;
2455 if (head != (struct target_list *)NULL) {
2456 while (head != (struct target_list *)NULL) {
2457 curr = head->target;
2458 curr->smp = 0;
2459 head = head->next;
2460 }
2461 /* fixes the target display to the debugger */
2462 target->gdb_service->target = target;
2463 }
2464 return ERROR_OK;
2465 }
2466
2467 COMMAND_HANDLER(aarch64_handle_smp_on_command)
2468 {
2469 struct target *target = get_current_target(CMD_CTX);
2470 struct target_list *head;
2471 struct target *curr;
2472 head = target->head;
2473 if (head != (struct target_list *)NULL) {
2474 target->smp = 1;
2475 while (head != (struct target_list *)NULL) {
2476 curr = head->target;
2477 curr->smp = 1;
2478 head = head->next;
2479 }
2480 }
2481 return ERROR_OK;
2482 }
2483
2484 COMMAND_HANDLER(aarch64_handle_smp_gdb_command)
2485 {
2486 struct target *target = get_current_target(CMD_CTX);
2487 int retval = ERROR_OK;
2488 struct target_list *head;
2489 head = target->head;
2490 if (head != (struct target_list *)NULL) {
2491 if (CMD_ARGC == 1) {
2492 int coreid = 0;
2493 COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], coreid);
2494 if (ERROR_OK != retval)
2495 return retval;
2496 target->gdb_service->core[1] = coreid;
2497
2498 }
2499 command_print(CMD_CTX, "gdb coreid %" PRId32 " -> %" PRId32, target->gdb_service->core[0]
2500 , target->gdb_service->core[1]);
2501 }
2502 return ERROR_OK;
2503 }
2504
2505 static const struct command_registration aarch64_exec_command_handlers[] = {
2506 {
2507 .name = "cache_info",
2508 .handler = aarch64_handle_cache_info_command,
2509 .mode = COMMAND_EXEC,
2510 .help = "display information about target caches",
2511 .usage = "",
2512 },
2513 {
2514 .name = "dbginit",
2515 .handler = aarch64_handle_dbginit_command,
2516 .mode = COMMAND_EXEC,
2517 .help = "Initialize core debug",
2518 .usage = "",
2519 },
2520 { .name = "smp_off",
2521 .handler = aarch64_handle_smp_off_command,
2522 .mode = COMMAND_EXEC,
2523 .help = "Stop smp handling",
2524 .usage = "",
2525 },
2526 {
2527 .name = "smp_on",
2528 .handler = aarch64_handle_smp_on_command,
2529 .mode = COMMAND_EXEC,
2530 .help = "Restart smp handling",
2531 .usage = "",
2532 },
2533 {
2534 .name = "smp_gdb",
2535 .handler = aarch64_handle_smp_gdb_command,
2536 .mode = COMMAND_EXEC,
2537 .help = "display/fix current core played to gdb",
2538 .usage = "",
2539 },
2540
2541
2542 COMMAND_REGISTRATION_DONE
2543 };
2544 static const struct command_registration aarch64_command_handlers[] = {
2545 {
2546 .chain = arm_command_handlers,
2547 },
2548 {
2549 .chain = armv8_command_handlers,
2550 },
2551 {
2552 .name = "cortex_a",
2553 .mode = COMMAND_ANY,
2554 .help = "Cortex-A command group",
2555 .usage = "",
2556 .chain = aarch64_exec_command_handlers,
2557 },
2558 COMMAND_REGISTRATION_DONE
2559 };
2560
2561 struct target_type aarch64_target = {
2562 .name = "aarch64",
2563
2564 .poll = aarch64_poll,
2565 .arch_state = armv8_arch_state,
2566
2567 .halt = aarch64_halt,
2568 .resume = aarch64_resume,
2569 .step = aarch64_step,
2570
2571 .assert_reset = aarch64_assert_reset,
2572 .deassert_reset = aarch64_deassert_reset,
2573
2574 /* REVISIT allow exporting VFP3 registers ... */
2575 .get_gdb_reg_list = armv8_get_gdb_reg_list,
2576
2577 .read_memory = aarch64_read_memory,
2578 .write_memory = aarch64_write_memory,
2579
2580 .checksum_memory = arm_checksum_memory,
2581 .blank_check_memory = arm_blank_check_memory,
2582
2583 .run_algorithm = armv4_5_run_algorithm,
2584
2585 .add_breakpoint = aarch64_add_breakpoint,
2586 .add_context_breakpoint = aarch64_add_context_breakpoint,
2587 .add_hybrid_breakpoint = aarch64_add_hybrid_breakpoint,
2588 .remove_breakpoint = aarch64_remove_breakpoint,
2589 .add_watchpoint = NULL,
2590 .remove_watchpoint = NULL,
2591
2592 .commands = aarch64_command_handlers,
2593 .target_create = aarch64_target_create,
2594 .init_target = aarch64_init_target,
2595 .examine = aarch64_examine,
2596
2597 .read_phys_memory = aarch64_read_phys_memory,
2598 .write_phys_memory = aarch64_write_phys_memory,
2599 .mmu = aarch64_mmu,
2600 .virt2phys = aarch64_virt2phys,
2601 };
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)