arm964e: Add support for ARM946E target.
[openocd.git] / src / target / Makefile.am
1
2 if OOCD_TRACE
3 OOCD_TRACE_FILES = oocd_trace.c
4 else
5 OOCD_TRACE_FILES =
6 endif
7
8 AM_CPPFLAGS = \
9 -I$(top_srcdir)/src \
10 -I$(top_builddir)/src
11
12 BIN2C = $(top_builddir)/src/helper/bin2char$(EXEEXT_FOR_BUILD)
13
14 DEBUG_HANDLER = $(srcdir)/xscale/debug_handler.bin
15 EXTRA_DIST = \
16 startup.tcl \
17 $(DEBUG_HANDLER)
18
19 DEBUG_HEADER = xscale_debug.h
20 BUILT_SOURCES = $(DEBUG_HEADER)
21 CLEANFILES = $(DEBUG_HEADER)
22
23 $(DEBUG_HEADER): $(BIN2C) $(DEBUG_HANDLER)
24 $(BIN2C) < $(DEBUG_HANDLER) xscale_debug_handler > xscale_debug.h
25
26 METASOURCES = AUTO
27 noinst_LTLIBRARIES = libtarget.la
28 libtarget_la_SOURCES = \
29 $(TARGET_CORE_SRC) \
30 $(ARM_DEBUG_SRC) \
31 $(ARMV4_5_SRC) \
32 $(ARMV6_SRC) \
33 $(ARMV7_SRC) \
34 $(ARM_MISC_SRC) \
35 $(AVR32_SRC) \
36 $(MIPS32_SRC) \
37 avrt.c \
38 dsp563xx.c \
39 dsp563xx_once.c
40
41 TARGET_CORE_SRC = \
42 algorithm.c \
43 register.c \
44 image.c \
45 breakpoints.c \
46 target.c \
47 target_request.c \
48 testee.c
49
50 ARMV4_5_SRC = \
51 armv4_5.c \
52 armv4_5_mmu.c \
53 armv4_5_cache.c \
54 $(ARM7_9_SRC)
55
56 ARM7_9_SRC = \
57 arm7_9_common.c \
58 arm7tdmi.c \
59 arm720t.c \
60 arm9tdmi.c \
61 arm920t.c \
62 arm966e.c \
63 arm946e.c \
64 arm926ejs.c \
65 feroceon.c
66
67 ARM_MISC_SRC = \
68 fa526.c \
69 xscale.c
70
71 ARMV6_SRC = \
72 arm11.c \
73 arm11_dbgtap.c
74
75 ARMV7_SRC = \
76 armv7m.c \
77 cortex_m3.c \
78 armv7a.c \
79 cortex_a8.c
80
81 ARM_DEBUG_SRC = \
82 arm_dpm.c \
83 arm_jtag.c \
84 arm_disassembler.c \
85 arm_simulator.c \
86 arm_semihosting.c \
87 arm_adi_v5.c \
88 adi_v5_jtag.c \
89 adi_v5_swd.c \
90 embeddedice.c \
91 trace.c \
92 etb.c \
93 etm.c \
94 $(OOCD_TRACE_FILES) \
95 etm_dummy.c
96
97 AVR32_SRC = \
98 avr32_ap7k.c \
99 avr32_jtag.c \
100 avr32_mem.c \
101 avr32_regs.c
102
103 MIPS32_SRC = \
104 mips32.c \
105 mips_m4k.c \
106 mips32_pracc.c \
107 mips32_dmaacc.c \
108 mips_ejtag.c
109
110
111 noinst_HEADERS = \
112 algorithm.h \
113 arm.h \
114 arm_dpm.h \
115 arm_jtag.h \
116 arm_adi_v5.h \
117 arm_disassembler.h \
118 arm_opcodes.h \
119 arm_simulator.h \
120 arm_semihosting.h \
121 arm7_9_common.h \
122 arm7tdmi.h \
123 arm720t.h \
124 arm9tdmi.h \
125 arm920t.h \
126 arm926ejs.h \
127 arm966e.h \
128 arm946e.h \
129 arm11.h \
130 arm11_dbgtap.h \
131 armv4_5.h \
132 armv4_5_mmu.h \
133 armv4_5_cache.h \
134 armv7a.h \
135 armv7m.h \
136 avrt.h \
137 dsp563xx.h \
138 dsp563xx_once.h \
139 breakpoints.h \
140 cortex_m3.h \
141 cortex_a8.h \
142 embeddedice.h \
143 etb.h \
144 etm.h \
145 etm_dummy.h \
146 image.h \
147 mips32.h \
148 mips_m4k.h \
149 mips_ejtag.h \
150 mips32_pracc.h \
151 mips32_dmaacc.h \
152 oocd_trace.h \
153 register.h \
154 target.h \
155 target_type.h \
156 trace.h \
157 target_request.h \
158 trace.h \
159 xscale.h \
160 xscale_debug.h
161
162 nobase_dist_pkglib_DATA =
163 nobase_dist_pkglib_DATA += ecos/at91eb40a.elf
164
165 MAINTAINERCLEANFILES = $(srcdir)/Makefile.in

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)