mips64: Add generic mips64 target support
[openocd.git] / src / target / Makefile.am
1 if OOCD_TRACE
2 OOCD_TRACE_FILES = %D%/oocd_trace.c
3 else
4 OOCD_TRACE_FILES =
5 endif
6
7 %C%_libtarget_la_LIBADD = %D%/openrisc/libopenrisc.la \
8 %D%/riscv/libriscv.la
9
10
11 STARTUP_TCL_SRCS += %D%/startup.tcl
12
13 noinst_LTLIBRARIES += %D%/libtarget.la
14 %C%_libtarget_la_SOURCES = \
15 $(TARGET_CORE_SRC) \
16 $(ARM_DEBUG_SRC) \
17 $(ARMV4_5_SRC) \
18 $(ARMV6_SRC) \
19 $(ARMV7_SRC) \
20 $(ARM_MISC_SRC) \
21 $(AVR32_SRC) \
22 $(MIPS32_SRC) \
23 $(NDS32_SRC) \
24 $(STM8_SRC) \
25 $(INTEL_IA32_SRC) \
26 $(ESIRISC_SRC) \
27 %D%/avrt.c \
28 %D%/dsp563xx.c \
29 %D%/dsp563xx_once.c \
30 %D%/dsp5680xx.c \
31 %D%/hla_target.c
32
33 if TARGET64
34 %C%_libtarget_la_SOURCES +=$(ARMV8_SRC)
35 %C%_libtarget_la_SOURCES +=$(MIPS64_SRC)
36 endif
37
38 TARGET_CORE_SRC = \
39 %D%/algorithm.c \
40 %D%/register.c \
41 %D%/image.c \
42 %D%/breakpoints.c \
43 %D%/target.c \
44 %D%/target_request.c \
45 %D%/testee.c \
46 %D%/semihosting_common.c \
47 %D%/smp.c
48
49 ARMV4_5_SRC = \
50 %D%/armv4_5.c \
51 %D%/armv4_5_mmu.c \
52 %D%/armv4_5_cache.c \
53 $(ARM7_9_SRC)
54
55 ARM7_9_SRC = \
56 %D%/arm7_9_common.c \
57 %D%/arm7tdmi.c \
58 %D%/arm720t.c \
59 %D%/arm9tdmi.c \
60 %D%/arm920t.c \
61 %D%/arm966e.c \
62 %D%/arm946e.c \
63 %D%/arm926ejs.c \
64 %D%/feroceon.c
65
66 ARM_MISC_SRC = \
67 %D%/fa526.c \
68 %D%/xscale.c
69
70 ARMV6_SRC = \
71 %D%/arm11.c \
72 %D%/arm11_dbgtap.c
73
74 ARMV7_SRC = \
75 %D%/armv7m.c \
76 %D%/armv7m_trace.c \
77 %D%/cortex_m.c \
78 %D%/armv7a.c \
79 %D%/armv7a_mmu.c \
80 %D%/cortex_a.c \
81 %D%/ls1_sap.c \
82 %D%/mem_ap.c
83
84 ARMV8_SRC = \
85 %D%/armv8_dpm.c \
86 %D%/armv8_opcodes.c \
87 %D%/aarch64.c \
88 %D%/armv8.c \
89 %D%/armv8_cache.c
90
91 ARM_DEBUG_SRC = \
92 %D%/arm_dpm.c \
93 %D%/arm_jtag.c \
94 %D%/arm_disassembler.c \
95 %D%/arm_simulator.c \
96 %D%/arm_semihosting.c \
97 %D%/arm_adi_v5.c \
98 %D%/arm_dap.c \
99 %D%/armv7a_cache.c \
100 %D%/armv7a_cache_l2x.c \
101 %D%/adi_v5_jtag.c \
102 %D%/adi_v5_swd.c \
103 %D%/embeddedice.c \
104 %D%/trace.c \
105 %D%/etb.c \
106 %D%/etm.c \
107 $(OOCD_TRACE_FILES) \
108 %D%/etm_dummy.c \
109 %D%/arm_cti.c
110
111 AVR32_SRC = \
112 %D%/avr32_ap7k.c \
113 %D%/avr32_jtag.c \
114 %D%/avr32_mem.c \
115 %D%/avr32_regs.c
116
117 MIPS32_SRC = \
118 %D%/mips32.c \
119 %D%/mips_m4k.c \
120 %D%/mips32_pracc.c \
121 %D%/mips32_dmaacc.c \
122 %D%/mips_ejtag.c
123
124 MIPS64_SRC = \
125 %D%/mips64.c \
126 %D%/mips32_pracc.c \
127 %D%/mips64_pracc.c \
128 %D%/mips_mips64.c \
129 %D%/trace.c \
130 %D%/mips_ejtag.c
131
132 NDS32_SRC = \
133 %D%/nds32.c \
134 %D%/nds32_reg.c \
135 %D%/nds32_cmd.c \
136 %D%/nds32_disassembler.c \
137 %D%/nds32_tlb.c \
138 %D%/nds32_v2.c \
139 %D%/nds32_v3_common.c \
140 %D%/nds32_v3.c \
141 %D%/nds32_v3m.c \
142 %D%/nds32_aice.c
143
144 STM8_SRC = \
145 %D%/stm8.c
146
147 INTEL_IA32_SRC = \
148 %D%/quark_x10xx.c \
149 %D%/quark_d20xx.c \
150 %D%/lakemont.c \
151 %D%/x86_32_common.c
152
153 ESIRISC_SRC = \
154 %D%/esirisc.c \
155 %D%/esirisc_jtag.c \
156 %D%/esirisc_trace.c
157
158 %C%_libtarget_la_SOURCES += \
159 %D%/algorithm.h \
160 %D%/arm.h \
161 %D%/arm_dpm.h \
162 %D%/arm_jtag.h \
163 %D%/arm_adi_v5.h \
164 %D%/armv7a_cache.h \
165 %D%/armv7a_cache_l2x.h \
166 %D%/armv7a_mmu.h \
167 %D%/arm_disassembler.h \
168 %D%/arm_opcodes.h \
169 %D%/arm_simulator.h \
170 %D%/arm_semihosting.h \
171 %D%/arm7_9_common.h \
172 %D%/arm7tdmi.h \
173 %D%/arm720t.h \
174 %D%/arm9tdmi.h \
175 %D%/arm920t.h \
176 %D%/arm926ejs.h \
177 %D%/arm966e.h \
178 %D%/arm946e.h \
179 %D%/arm11.h \
180 %D%/arm11_dbgtap.h \
181 %D%/armv4_5.h \
182 %D%/armv4_5_mmu.h \
183 %D%/armv4_5_cache.h \
184 %D%/armv7a.h \
185 %D%/armv7m.h \
186 %D%/armv7m_trace.h \
187 %D%/armv8.h \
188 %D%/armv8_dpm.h \
189 %D%/armv8_opcodes.h \
190 %D%/armv8_cache.h \
191 %D%/avrt.h \
192 %D%/dsp563xx.h \
193 %D%/dsp563xx_once.h \
194 %D%/dsp5680xx.h \
195 %D%/breakpoints.h \
196 %D%/cortex_m.h \
197 %D%/cortex_a.h \
198 %D%/aarch64.h \
199 %D%/embeddedice.h \
200 %D%/etb.h \
201 %D%/etm.h \
202 %D%/etm_dummy.h \
203 %D%/image.h \
204 %D%/mips32.h \
205 %D%/mips64.h \
206 %D%/mips_m4k.h \
207 %D%/mips_mips64.h \
208 %D%/mips_ejtag.h \
209 %D%/mips32_pracc.h \
210 %D%/mips32_dmaacc.h \
211 %D%/mips64_pracc.h \
212 %D%/oocd_trace.h \
213 %D%/register.h \
214 %D%/target.h \
215 %D%/target_type.h \
216 %D%/trace.h \
217 %D%/target_request.h \
218 %D%/trace.h \
219 %D%/xscale.h \
220 %D%/smp.h \
221 %D%/avr32_ap7k.h \
222 %D%/avr32_jtag.h \
223 %D%/avr32_mem.h \
224 %D%/avr32_regs.h \
225 %D%/nds32.h \
226 %D%/nds32_cmd.h \
227 %D%/nds32_disassembler.h \
228 %D%/nds32_edm.h \
229 %D%/nds32_insn.h \
230 %D%/nds32_reg.h \
231 %D%/nds32_tlb.h \
232 %D%/nds32_v2.h \
233 %D%/nds32_v3_common.h \
234 %D%/nds32_v3.h \
235 %D%/nds32_v3m.h \
236 %D%/nds32_aice.h \
237 %D%/semihosting_common.h \
238 %D%/stm8.h \
239 %D%/lakemont.h \
240 %D%/x86_32_common.h \
241 %D%/arm_cti.h \
242 %D%/esirisc.h \
243 %D%/esirisc_jtag.h \
244 %D%/esirisc_regs.h \
245 %D%/esirisc_trace.h
246
247 include %D%/openrisc/Makefile.am
248 include %D%/riscv/Makefile.am

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)