aice: add Andes AICE support
[openocd.git] / src / target / Makefile.am
1 include $(top_srcdir)/common.mk
2
3 if OOCD_TRACE
4 OOCD_TRACE_FILES = oocd_trace.c
5 else
6 OOCD_TRACE_FILES =
7 endif
8
9 BIN2C = $(top_builddir)/src/helper/bin2char$(EXEEXT_FOR_BUILD)
10
11 DEBUG_HANDLER = $(srcdir)/xscale/debug_handler.bin
12 EXTRA_DIST = \
13 startup.tcl \
14 $(DEBUG_HANDLER)
15
16 DEBUG_HEADER = xscale_debug.h
17 BUILT_SOURCES = $(DEBUG_HEADER)
18 CLEANFILES = $(DEBUG_HEADER)
19
20 $(DEBUG_HEADER): $(BIN2C) $(DEBUG_HANDLER)
21 $(BIN2C) < $(DEBUG_HANDLER) xscale_debug_handler > xscale_debug.h
22
23 METASOURCES = AUTO
24 noinst_LTLIBRARIES = libtarget.la
25 libtarget_la_SOURCES = \
26 $(TARGET_CORE_SRC) \
27 $(ARM_DEBUG_SRC) \
28 $(ARMV4_5_SRC) \
29 $(ARMV6_SRC) \
30 $(ARMV7_SRC) \
31 $(ARM_MISC_SRC) \
32 $(AVR32_SRC) \
33 $(MIPS32_SRC) \
34 $(NDS32_SRC) \
35 avrt.c \
36 dsp563xx.c \
37 dsp563xx_once.c \
38 dsp5680xx.c \
39 hla_target.c
40
41 TARGET_CORE_SRC = \
42 algorithm.c \
43 register.c \
44 image.c \
45 breakpoints.c \
46 target.c \
47 target_request.c \
48 testee.c \
49 smp.c
50
51 ARMV4_5_SRC = \
52 armv4_5.c \
53 armv4_5_mmu.c \
54 armv4_5_cache.c \
55 $(ARM7_9_SRC)
56
57 ARM7_9_SRC = \
58 arm7_9_common.c \
59 arm7tdmi.c \
60 arm720t.c \
61 arm9tdmi.c \
62 arm920t.c \
63 arm966e.c \
64 arm946e.c \
65 arm926ejs.c \
66 feroceon.c
67
68 ARM_MISC_SRC = \
69 fa526.c \
70 xscale.c
71
72 ARMV6_SRC = \
73 arm11.c \
74 arm11_dbgtap.c
75
76 ARMV7_SRC = \
77 armv7m.c \
78 cortex_m.c \
79 armv7a.c \
80 cortex_a.c
81
82 ARM_DEBUG_SRC = \
83 arm_dpm.c \
84 arm_jtag.c \
85 arm_disassembler.c \
86 arm_simulator.c \
87 arm_semihosting.c \
88 arm_adi_v5.c \
89 adi_v5_jtag.c \
90 adi_v5_swd.c \
91 embeddedice.c \
92 trace.c \
93 etb.c \
94 etm.c \
95 $(OOCD_TRACE_FILES) \
96 etm_dummy.c
97
98 AVR32_SRC = \
99 avr32_ap7k.c \
100 avr32_jtag.c \
101 avr32_mem.c \
102 avr32_regs.c
103
104 MIPS32_SRC = \
105 mips32.c \
106 mips_m4k.c \
107 mips32_pracc.c \
108 mips32_dmaacc.c \
109 mips_ejtag.c
110
111 NDS32_SRC = \
112 nds32_reg.c
113
114
115 noinst_HEADERS = \
116 algorithm.h \
117 arm.h \
118 arm_dpm.h \
119 arm_jtag.h \
120 arm_adi_v5.h \
121 arm_disassembler.h \
122 arm_opcodes.h \
123 arm_simulator.h \
124 arm_semihosting.h \
125 arm7_9_common.h \
126 arm7tdmi.h \
127 arm720t.h \
128 arm9tdmi.h \
129 arm920t.h \
130 arm926ejs.h \
131 arm966e.h \
132 arm946e.h \
133 arm11.h \
134 arm11_dbgtap.h \
135 armv4_5.h \
136 armv4_5_mmu.h \
137 armv4_5_cache.h \
138 armv7a.h \
139 armv7m.h \
140 avrt.h \
141 dsp563xx.h \
142 dsp563xx_once.h \
143 dsp5680xx.h \
144 breakpoints.h \
145 cortex_m.h \
146 cortex_a.h \
147 embeddedice.h \
148 etb.h \
149 etm.h \
150 etm_dummy.h \
151 image.h \
152 mips32.h \
153 mips_m4k.h \
154 mips_ejtag.h \
155 mips32_pracc.h \
156 mips32_dmaacc.h \
157 oocd_trace.h \
158 register.h \
159 target.h \
160 target_type.h \
161 trace.h \
162 target_request.h \
163 trace.h \
164 xscale.h \
165 smp.h \
166 avr32_ap7k.h \
167 avr32_jtag.h \
168 avr32_mem.h \
169 avr32_regs.h \
170 nds32.h \
171 nds32_edm.h \
172 nds32_insn.h \
173 nds32_reg.h
174
175 ocddatadir = $(pkglibdir)
176 nobase_dist_ocddata_DATA =
177
178 MAINTAINERCLEANFILES = $(srcdir)/Makefile.in

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)