src/rtos/rtos_standard_stackings.c

   1 /***************************************************************************
   2  *   Copyright (C) 2011 by Broadcom Corporation                            *
   3  *   Evan Hunter - ehunter@broadcom.com                                    *
   4  *                                                                         *
   5  *   This program is free software; you can redistribute it and/or modify  *
   6  *   it under the terms of the GNU General Public License as published by  *
   7  *   the Free Software Foundation; either version 2 of the License, or     *
   8  *   (at your option) any later version.                                   *
   9  *                                                                         *
  10  *   This program is distributed in the hope that it will be useful,       *
  11  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  12  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  13  *   GNU General Public License for more details.                          *
  14  *                                                                         *
  15  *   You should have received a copy of the GNU General Public License     *
  16  *   along with this program; if not, write to the                         *
  17  *   Free Software Foundation, Inc.,                                       *
  18  *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
  19  ***************************************************************************/
  20
  21 #ifdef HAVE_CONFIG_H
  22 #include "config.h"
  23 #endif
  24
  25 #include "rtos.h"
  26
  27 static const struct stack_register_offset rtos_standard_Cortex_M3_stack_offsets [] =
  28 { { 0x20, 32 },       // r0
  29   { 0x24, 32 },       // r1
  30   { 0x28, 32 },       // r2
  31   { 0x2c, 32 },       // r3
  32   { 0x00, 32 },       // r4
  33   { 0x04, 32 },       // r5
  34   { 0x08, 32 },       // r6
  35   { 0x0c, 32 },       // r7
  36   { 0x10, 32 },       // r8
  37   { 0x14, 32 },       // r9
  38   { 0x18, 32 },       // r10
  39   { 0x1c, 32 },       // r11
  40   { 0x30, 32 },       // r12
  41   { -2,   32 },       // sp
  42   { 0x34, 32 },       // lr
  43   { 0x38, 32 },       // pc
  44   { -1,   96 },       // FPA1
  45   { -1,   96 },       // FPA2
  46   { -1,   96 },       // FPA3
  47   { -1,   96 },       // FPA4
  48   { -1,   96 },       // FPA5
  49   { -1,   96 },       // FPA6
  50   { -1,   96 },       // FPA7
  51   { -1,   96 },       // FPA8
  52   { -1,   32 },       // FPS
  53   { 0x3c, 32 },       // xPSR
  54 };
  55
  56
  57 const struct rtos_register_stacking rtos_standard_Cortex_M3_stacking =
  58 {
  59           0x40,                                 // stack_registers_size
  60           -1,                                   // stack_growth_direction
  61           26,                                   // num_output_registers
  62           rtos_standard_Cortex_M3_stack_offsets // register_offsets
  63 };
  64
  65