Fix environ declaration for non-glibc systems
[openocd.git] / src / non-arm-targets.txt
1 Some outstanding issues w.r.t. non-ARM32 targets
2 ================================================
3 This file describes outstanding issues w.r.t.
4 non-ARM32 targets.
5
6 Ideas & patches welcome!
7
8
9
10
11 Flash drivers
12 -------------
13 The flash drivers contain ARM32 code that is used
14 to execute code on the target.
15
16 This needs to be handled in some CPU independent
17 manner.
18
19 The ocl and ecos flash drivers compile the flash
20 driver code to run on the target on the developer
21 machine.
22
23 The ocl and ecos flash drivers should be unified
24 and instructions should be written on how to
25 compile the target flash drivers. Perhaps
26 using automake?
27
28
29
30 eCos has CFI driver that could probably be compiled
31 for all targets. The trick is to figure out a
32 way to make the compiled flash drivers work
33 on all target memory maps + sort out all the
34 little details
35
36 32 vs. 64 bit
37 -------------
38 Currently OpenOCD only supports 32 bit targets.
39
40 Adding 64 bit support would be nice but there
41 hasn't been any call for it in the openocd development
42 mailing list
43
44 target support
45 --------------
46 target.h is relatively CPU agnostic and
47 the intention is to move in the direction of less
48 instruction set specific.
49
50 Non-CPU targets are also supported, but there isn't
51 a lot of activity on it in the mailing list currently.
52 An example is FPGA programming support via JTAG,
53 but also flash chips can be programmed directly
54 using JTAG.
55
56 non-JTAG physical layer
57 -----------------------
58 JTAG is not the only physical protocol used to talk to
59 CPUs.
60
61 OpenOCD does not today have targets that use non-JTAG.
62
63 The actual physical layer is a relatively modest part
64 of the total OpenOCD system.
65
66
67 PowerPC
68 -------
69 there exists open source implementations of powerpc
70 target manipulation, but there hasn't been a lot
71 of activity in the mailing list.
72
73 MIPS
74 ----
75 Currently OpenOCD has a MIPS target defined. This is the
76 first non-ARM example of a CPU target

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)