1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2007,2008 Øyvind Harboe *
6 * oyvind.harboe@zylin.com *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
29 /* project specific includes */
33 #include "configuration.h"
40 bitbang_interface_t
*bitbang_interface
;
43 /* DANGER!!!! clock absolutely *MUST* be 0 in idle or reset won't work!
45 * Set this to 1 and str912 reset halt will fail.
47 * If someone can submit a patch with an explanation it will be greatly
48 * appreciated, but as far as I can tell (ØH) DCLK is generated upon
49 * clk=0 in TAP_RTI. Good luck deducing that from the ARM documentation!
50 * The ARM documentation uses the term "DCLK is asserted while in the TAP_RTI
51 * state". With hardware there is no such thing as *while* in a state. There
52 * are only edges. So clk => 0 is in fact a very subtle state transition that
53 * happens *while* in the TAP_RTI state. "#&¤"#¤&"#&"#&
55 * For "reset halt" the last thing that happens before srst is asserted
56 * is that the breakpoint is set up. If DCLK is not wiggled one last
57 * time before the reset, then the breakpoint is not set up and
58 * "reset halt" will fail to halt.
61 #define CLOCK_IDLE() 0
63 int bitbang_execute_queue(void);
65 /* The bitbang driver leaves the TCK 0 when in idle */
67 void bitbang_end_state(enum tap_state state
)
69 if (tap_move_map
[state
] != -1)
73 LOG_ERROR("BUG: %i is not a valid end state", state
);
78 void bitbang_state_move(void) {
81 u8 tms_scan
= TAP_MOVE(cur_state
, end_state
);
83 for (i
= 0; i
< 7; i
++)
85 tms
= (tms_scan
>> i
) & 1;
86 bitbang_interface
->write(0, tms
, 0);
87 bitbang_interface
->write(1, tms
, 0);
89 bitbang_interface
->write(CLOCK_IDLE(), tms
, 0);
91 cur_state
= end_state
;
94 void bitbang_path_move(pathmove_command_t
*cmd
)
96 int num_states
= cmd
->num_states
;
103 if (tap_transitions
[cur_state
].low
== cmd
->path
[state_count
])
107 else if (tap_transitions
[cur_state
].high
== cmd
->path
[state_count
])
113 LOG_ERROR("BUG: %s -> %s isn't a valid TAP transition", tap_state_strings
[cur_state
], tap_state_strings
[cmd
->path
[state_count
]]);
117 bitbang_interface
->write(0, tms
, 0);
118 bitbang_interface
->write(1, tms
, 0);
120 cur_state
= cmd
->path
[state_count
];
125 bitbang_interface
->write(CLOCK_IDLE(), tms
, 0);
127 end_state
= cur_state
;
130 void bitbang_runtest(int num_cycles
)
134 enum tap_state saved_end_state
= end_state
;
136 /* only do a state_move when we're not already in RTI */
137 if (cur_state
!= TAP_RTI
)
139 bitbang_end_state(TAP_RTI
);
140 bitbang_state_move();
143 /* execute num_cycles */
144 for (i
= 0; i
< num_cycles
; i
++)
146 bitbang_interface
->write(0, 0, 0);
147 bitbang_interface
->write(1, 0, 0);
149 bitbang_interface
->write(CLOCK_IDLE(), 0, 0);
151 /* finish in end_state */
152 bitbang_end_state(saved_end_state
);
153 if (cur_state
!= end_state
)
154 bitbang_state_move();
157 void bitbang_scan(int ir_scan
, enum scan_type type
, u8
*buffer
, int scan_size
)
159 enum tap_state saved_end_state
= end_state
;
162 if (!((!ir_scan
&& (cur_state
== TAP_SD
)) || (ir_scan
&& (cur_state
== TAP_SI
))))
165 bitbang_end_state(TAP_SI
);
167 bitbang_end_state(TAP_SD
);
169 bitbang_state_move();
170 bitbang_end_state(saved_end_state
);
173 for (bit_cnt
= 0; bit_cnt
< scan_size
; bit_cnt
++)
175 /* if we're just reading the scan, but don't care about the output
176 * default to outputting 'low', this also makes valgrind traces more readable,
177 * as it removes the dependency on an uninitialised value
179 if ((type
!= SCAN_IN
) && ((buffer
[bit_cnt
/8] >> (bit_cnt
% 8)) & 0x1))
181 bitbang_interface
->write(0, (bit_cnt
==scan_size
-1) ? 1 : 0, 1);
182 bitbang_interface
->write(1, (bit_cnt
==scan_size
-1) ? 1 : 0, 1);
184 bitbang_interface
->write(0, (bit_cnt
==scan_size
-1) ? 1 : 0, 0);
185 bitbang_interface
->write(1, (bit_cnt
==scan_size
-1) ? 1 : 0, 0);
188 if (type
!= SCAN_OUT
)
191 TDO should be sampled on the rising edge, and will change
194 Because there is no way to read the signal exactly at the rising edge,
195 read after the rising edge.
197 This is plain IEEE 1149 JTAG - nothing specific to the OpenOCD or its JTAG
200 if (bitbang_interface
->read())
201 buffer
[(bit_cnt
)/8] |= 1 << ((bit_cnt
) % 8);
203 buffer
[(bit_cnt
)/8] &= ~(1 << ((bit_cnt
) % 8));
207 /* TAP_SD & TAP_SI are illegal end states, so we always transition to the pause
208 * state which is a legal stable state from which statemove will work.
212 bitbang_interface
->write(0, 0, 0);
213 bitbang_interface
->write(1, 0, 0);
214 bitbang_interface
->write(CLOCK_IDLE(), 0, 0);
221 if (cur_state
!= end_state
)
222 bitbang_state_move();
225 int bitbang_execute_queue(void)
227 jtag_command_t
*cmd
= jtag_command_queue
; /* currently processed command */
233 if (!bitbang_interface
)
235 LOG_ERROR("BUG: Bitbang interface called, but not yet initialized");
239 /* return ERROR_OK, unless a jtag_read_buffer returns a failed check
240 * that wasn't handled by a caller-provided error handler
244 if(bitbang_interface
->blink
)
245 bitbang_interface
->blink(1);
252 #ifdef _DEBUG_JTAG_IO_
253 LOG_DEBUG("end_state: %i", cmd
->cmd
.end_state
->end_state
);
255 if (cmd
->cmd
.end_state
->end_state
!= -1)
256 bitbang_end_state(cmd
->cmd
.end_state
->end_state
);
259 #ifdef _DEBUG_JTAG_IO_
260 LOG_DEBUG("reset trst: %i srst %i", cmd
->cmd
.reset
->trst
, cmd
->cmd
.reset
->srst
);
262 if ((cmd
->cmd
.reset
->trst
== 1) || (cmd
->cmd
.reset
->srst
&& (jtag_reset_config
& RESET_SRST_PULLS_TRST
)))
266 bitbang_interface
->reset(cmd
->cmd
.reset
->trst
, cmd
->cmd
.reset
->srst
);
269 #ifdef _DEBUG_JTAG_IO_
270 LOG_DEBUG("runtest %i cycles, end in %i", cmd
->cmd
.runtest
->num_cycles
, cmd
->cmd
.runtest
->end_state
);
272 if (cmd
->cmd
.runtest
->end_state
!= -1)
273 bitbang_end_state(cmd
->cmd
.runtest
->end_state
);
274 bitbang_runtest(cmd
->cmd
.runtest
->num_cycles
);
277 #ifdef _DEBUG_JTAG_IO_
278 LOG_DEBUG("statemove end in %i", cmd
->cmd
.statemove
->end_state
);
280 if (cmd
->cmd
.statemove
->end_state
!= -1)
281 bitbang_end_state(cmd
->cmd
.statemove
->end_state
);
282 bitbang_state_move();
285 #ifdef _DEBUG_JTAG_IO_
286 LOG_DEBUG("pathmove: %i states, end in %i", cmd
->cmd
.pathmove
->num_states
, cmd
->cmd
.pathmove
->path
[cmd
->cmd
.pathmove
->num_states
- 1]);
288 bitbang_path_move(cmd
->cmd
.pathmove
);
291 #ifdef _DEBUG_JTAG_IO_
292 LOG_DEBUG("%s scan end in %i", (cmd
->cmd
.scan
->ir_scan
) ? "IR" : "DR", cmd
->cmd
.scan
->end_state
);
294 if (cmd
->cmd
.scan
->end_state
!= -1)
295 bitbang_end_state(cmd
->cmd
.scan
->end_state
);
296 scan_size
= jtag_build_buffer(cmd
->cmd
.scan
, &buffer
);
297 type
= jtag_scan_type(cmd
->cmd
.scan
);
298 bitbang_scan(cmd
->cmd
.scan
->ir_scan
, type
, buffer
, scan_size
);
299 if (jtag_read_buffer(buffer
, cmd
->cmd
.scan
) != ERROR_OK
)
300 retval
= ERROR_JTAG_QUEUE_FAILED
;
305 #ifdef _DEBUG_JTAG_IO_
306 LOG_DEBUG("sleep %i", cmd
->cmd
.sleep
->us
);
308 jtag_sleep(cmd
->cmd
.sleep
->us
);
311 LOG_ERROR("BUG: unknown JTAG command type encountered");
316 if(bitbang_interface
->blink
)
317 bitbang_interface
->blink(0);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)