Code Review / openocd.git / blob
? search:
summary | shortlog | log | commit | commitdiff | review | tree
history | raw | HEAD
flash: stm32f1x: add a couple missing stm32x_get_flash_reg
[openocd.git] / src / flash / nor / stm32f1x.c
1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
4 * *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
7 * *
8 * Copyright (C) 2011 by Andreas Fritiofson *
9 * andreas.fritiofson@gmail.com *
10 *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
15 * *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
20 * *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
26
27 #ifdef HAVE_CONFIG_H
28 #include "config.h"
29 #endif
30
31 #include "imp.h"
32 #include <helper/binarybuffer.h>
33 #include <target/algorithm.h>
34 #include <target/armv7m.h>
35
36 /* stm32x register locations */
37
38 #define FLASH_REG_BASE_B0 0x40022000
39 #define FLASH_REG_BASE_B1 0x40022040
40
41 #define STM32_FLASH_ACR 0x00
42 #define STM32_FLASH_KEYR 0x04
43 #define STM32_FLASH_OPTKEYR 0x08
44 #define STM32_FLASH_SR 0x0C
45 #define STM32_FLASH_CR 0x10
46 #define STM32_FLASH_AR 0x14
47 #define STM32_FLASH_OBR 0x1C
48 #define STM32_FLASH_WRPR 0x20
49
50 /* TODO: Check if code using these really should be hard coded to bank 0.
51 * There are valid cases, on dual flash devices the protection of the
52 * second bank is done on the bank0 reg's. */
53 #define STM32_FLASH_ACR_B0 0x40022000
54 #define STM32_FLASH_KEYR_B0 0x40022004
55 #define STM32_FLASH_OPTKEYR_B0 0x40022008
56 #define STM32_FLASH_SR_B0 0x4002200C
57 #define STM32_FLASH_CR_B0 0x40022010
58 #define STM32_FLASH_AR_B0 0x40022014
59 #define STM32_FLASH_OBR_B0 0x4002201C
60 #define STM32_FLASH_WRPR_B0 0x40022020
61
62 /* option byte location */
63
64 #define STM32_OB_RDP 0x1FFFF800
65 #define STM32_OB_USER 0x1FFFF802
66 #define STM32_OB_DATA0 0x1FFFF804
67 #define STM32_OB_DATA1 0x1FFFF806
68 #define STM32_OB_WRP0 0x1FFFF808
69 #define STM32_OB_WRP1 0x1FFFF80A
70 #define STM32_OB_WRP2 0x1FFFF80C
71 #define STM32_OB_WRP3 0x1FFFF80E
72
73 /* FLASH_CR register bits */
74
75 #define FLASH_PG (1 << 0)
76 #define FLASH_PER (1 << 1)
77 #define FLASH_MER (1 << 2)
78 #define FLASH_OPTPG (1 << 4)
79 #define FLASH_OPTER (1 << 5)
80 #define FLASH_STRT (1 << 6)
81 #define FLASH_LOCK (1 << 7)
82 #define FLASH_OPTWRE (1 << 9)
83
84 /* FLASH_SR register bits */
85
86 #define FLASH_BSY (1 << 0)
87 #define FLASH_PGERR (1 << 2)
88 #define FLASH_WRPRTERR (1 << 4)
89 #define FLASH_EOP (1 << 5)
90
91 /* STM32_FLASH_OBR bit definitions (reading) */
92
93 #define OPT_ERROR 0
94 #define OPT_READOUT 1
95 #define OPT_RDWDGSW 2
96 #define OPT_RDRSTSTOP 3
97 #define OPT_RDRSTSTDBY 4
98 #define OPT_BFB2 5 /* dual flash bank only */
99
100 /* register unlock keys */
101
102 #define KEY1 0x45670123
103 #define KEY2 0xCDEF89AB
104
105 struct stm32x_options {
106 uint16_t RDP;
107 uint16_t user_options;
108 uint16_t protection[4];
109 };
110
111 struct stm32x_flash_bank {
112 struct stm32x_options option_bytes;
113 struct working_area *write_algorithm;
114 int ppage_size;
115 int probed;
116
117 bool has_dual_banks;
118 /* used to access dual flash bank stm32xl */
119 uint32_t register_base;
120 };
121
122 static int stm32x_mass_erase(struct flash_bank *bank);
123 static int stm32x_get_device_id(struct flash_bank *bank, uint32_t *device_id);
124
125 /* flash bank stm32x <base> <size> 0 0 <target#>
126 */
127 FLASH_BANK_COMMAND_HANDLER(stm32x_flash_bank_command)
128 {
129 struct stm32x_flash_bank *stm32x_info;
130
131 if (CMD_ARGC < 6)
132 return ERROR_COMMAND_SYNTAX_ERROR;
133
134 stm32x_info = malloc(sizeof(struct stm32x_flash_bank));
135
136 bank->driver_priv = stm32x_info;
137 stm32x_info->write_algorithm = NULL;
138 stm32x_info->probed = 0;
139 stm32x_info->has_dual_banks = false;
140 stm32x_info->register_base = FLASH_REG_BASE_B0;
141
142 return ERROR_OK;
143 }
144
145 static inline int stm32x_get_flash_reg(struct flash_bank *bank, uint32_t reg)
146 {
147 struct stm32x_flash_bank *stm32x_info = bank->driver_priv;
148 return reg + stm32x_info->register_base;
149 }
150
151 static inline int stm32x_get_flash_status(struct flash_bank *bank, uint32_t *status)
152 {
153 struct target *target = bank->target;
154 return target_read_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_SR), status);
155 }
156
157 static int stm32x_wait_status_busy(struct flash_bank *bank, int timeout)
158 {
159 struct target *target = bank->target;
160 uint32_t status;
161 int retval = ERROR_OK;
162
163 /* wait for busy to clear */
164 for (;;) {
165 retval = stm32x_get_flash_status(bank, &status);
166 if (retval != ERROR_OK)
167 return retval;
168 LOG_DEBUG("status: 0x%" PRIx32 "", status);
169 if ((status & FLASH_BSY) == 0)
170 break;
171 if (timeout-- <= 0) {
172 LOG_ERROR("timed out waiting for flash");
173 return ERROR_FAIL;
174 }
175 alive_sleep(1);
176 }
177
178 if (status & FLASH_WRPRTERR) {
179 LOG_ERROR("stm32x device protected");
180 retval = ERROR_FAIL;
181 }
182
183 if (status & FLASH_PGERR) {
184 LOG_ERROR("stm32x device programming failed");
185 retval = ERROR_FAIL;
186 }
187
188 /* Clear but report errors */
189 if (status & (FLASH_WRPRTERR | FLASH_PGERR)) {
190 /* If this operation fails, we ignore it and report the original
191 * retval
192 */
193 target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_SR),
194 FLASH_WRPRTERR | FLASH_PGERR);
195 }
196 return retval;
197 }
198
199 int stm32x_check_operation_supported(struct flash_bank *bank)
200 {
201 struct stm32x_flash_bank *stm32x_info = bank->driver_priv;
202
203 /* if we have a dual flash bank device then
204 * we need to perform option byte stuff on bank0 only */
205 if (stm32x_info->register_base != FLASH_REG_BASE_B0) {
206 LOG_ERROR("Option Byte Operation's must use bank0");
207 return ERROR_FLASH_OPERATION_FAILED;
208 }
209
210 return ERROR_OK;
211 }
212
213 static int stm32x_read_options(struct flash_bank *bank)
214 {
215 uint32_t optiondata;
216 struct stm32x_flash_bank *stm32x_info = NULL;
217 struct target *target = bank->target;
218
219 stm32x_info = bank->driver_priv;
220
221 /* read current option bytes */
222 int retval = target_read_u32(target, STM32_FLASH_OBR_B0, &optiondata);
223 if (retval != ERROR_OK)
224 return retval;
225
226 stm32x_info->option_bytes.user_options = (uint16_t)0xFFF8 | ((optiondata >> 2) & 0x07);
227 stm32x_info->option_bytes.RDP = (optiondata & (1 << OPT_READOUT)) ? 0xFFFF : 0x5AA5;
228
229 if (optiondata & (1 << OPT_READOUT))
230 LOG_INFO("Device Security Bit Set");
231
232 /* each bit refers to a 4bank protection */
233 retval = target_read_u32(target, STM32_FLASH_WRPR_B0, &optiondata);
234 if (retval != ERROR_OK)
235 return retval;
236
237 stm32x_info->option_bytes.protection[0] = (uint16_t)optiondata;
238 stm32x_info->option_bytes.protection[1] = (uint16_t)(optiondata >> 8);
239 stm32x_info->option_bytes.protection[2] = (uint16_t)(optiondata >> 16);
240 stm32x_info->option_bytes.protection[3] = (uint16_t)(optiondata >> 24);
241
242 return ERROR_OK;
243 }
244
245 static int stm32x_erase_options(struct flash_bank *bank)
246 {
247 struct stm32x_flash_bank *stm32x_info = NULL;
248 struct target *target = bank->target;
249
250 stm32x_info = bank->driver_priv;
251
252 /* read current options */
253 stm32x_read_options(bank);
254
255 /* unlock flash registers */
256 int retval = target_write_u32(target, STM32_FLASH_KEYR_B0, KEY1);
257 if (retval != ERROR_OK)
258 return retval;
259
260 retval = target_write_u32(target, STM32_FLASH_KEYR_B0, KEY2);
261 if (retval != ERROR_OK)
262 return retval;
263
264 /* unlock option flash registers */
265 retval = target_write_u32(target, STM32_FLASH_OPTKEYR_B0, KEY1);
266 if (retval != ERROR_OK)
267 return retval;
268 retval = target_write_u32(target, STM32_FLASH_OPTKEYR_B0, KEY2);
269 if (retval != ERROR_OK)
270 return retval;
271
272 /* erase option bytes */
273 retval = target_write_u32(target, STM32_FLASH_CR_B0, FLASH_OPTER | FLASH_OPTWRE);
274 if (retval != ERROR_OK)
275 return retval;
276 retval = target_write_u32(target, STM32_FLASH_CR_B0, FLASH_OPTER | FLASH_STRT | FLASH_OPTWRE);
277 if (retval != ERROR_OK)
278 return retval;
279
280 retval = stm32x_wait_status_busy(bank, 10);
281 if (retval != ERROR_OK)
282 return retval;
283
284 /* clear readout protection and complementary option bytes
285 * this will also force a device unlock if set */
286 stm32x_info->option_bytes.RDP = 0x5AA5;
287
288 return ERROR_OK;
289 }
290
291 static int stm32x_write_options(struct flash_bank *bank)
292 {
293 struct stm32x_flash_bank *stm32x_info = NULL;
294 struct target *target = bank->target;
295
296 stm32x_info = bank->driver_priv;
297
298 /* unlock flash registers */
299 int retval = target_write_u32(target, STM32_FLASH_KEYR_B0, KEY1);
300 if (retval != ERROR_OK)
301 return retval;
302 retval = target_write_u32(target, STM32_FLASH_KEYR_B0, KEY2);
303 if (retval != ERROR_OK)
304 return retval;
305
306 /* unlock option flash registers */
307 retval = target_write_u32(target, STM32_FLASH_OPTKEYR_B0, KEY1);
308 if (retval != ERROR_OK)
309 return retval;
310 retval = target_write_u32(target, STM32_FLASH_OPTKEYR_B0, KEY2);
311 if (retval != ERROR_OK)
312 return retval;
313
314 /* program option bytes */
315 retval = target_write_u32(target, STM32_FLASH_CR_B0, FLASH_OPTPG | FLASH_OPTWRE);
316 if (retval != ERROR_OK)
317 return retval;
318
319 /* write user option byte */
320 retval = target_write_u16(target, STM32_OB_USER, stm32x_info->option_bytes.user_options);
321 if (retval != ERROR_OK)
322 return retval;
323
324 retval = stm32x_wait_status_busy(bank, 10);
325 if (retval != ERROR_OK)
326 return retval;
327
328 /* write protection byte 1 */
329 retval = target_write_u16(target, STM32_OB_WRP0, stm32x_info->option_bytes.protection[0]);
330 if (retval != ERROR_OK)
331 return retval;
332
333 retval = stm32x_wait_status_busy(bank, 10);
334 if (retval != ERROR_OK)
335 return retval;
336
337 /* write protection byte 2 */
338 retval = target_write_u16(target, STM32_OB_WRP1, stm32x_info->option_bytes.protection[1]);
339 if (retval != ERROR_OK)
340 return retval;
341
342 retval = stm32x_wait_status_busy(bank, 10);
343 if (retval != ERROR_OK)
344 return retval;
345
346 /* write protection byte 3 */
347 retval = target_write_u16(target, STM32_OB_WRP2, stm32x_info->option_bytes.protection[2]);
348 if (retval != ERROR_OK)
349 return retval;
350
351 retval = stm32x_wait_status_busy(bank, 10);
352 if (retval != ERROR_OK)
353 return retval;
354
355 /* write protection byte 4 */
356 retval = target_write_u16(target, STM32_OB_WRP3, stm32x_info->option_bytes.protection[3]);
357 if (retval != ERROR_OK)
358 return retval;
359
360 retval = stm32x_wait_status_busy(bank, 10);
361 if (retval != ERROR_OK)
362 return retval;
363
364 /* write readout protection bit */
365 retval = target_write_u16(target, STM32_OB_RDP, stm32x_info->option_bytes.RDP);
366 if (retval != ERROR_OK)
367 return retval;
368
369 retval = stm32x_wait_status_busy(bank, 10);
370 if (retval != ERROR_OK)
371 return retval;
372
373 retval = target_write_u32(target, STM32_FLASH_CR_B0, FLASH_LOCK);
374 if (retval != ERROR_OK)
375 return retval;
376
377 return ERROR_OK;
378 }
379
380 static int stm32x_protect_check(struct flash_bank *bank)
381 {
382 struct target *target = bank->target;
383 struct stm32x_flash_bank *stm32x_info = bank->driver_priv;
384
385 uint32_t protection;
386 int i, s;
387 int num_bits;
388 int set;
389
390 if (target->state != TARGET_HALTED) {
391 LOG_ERROR("Target not halted");
392 return ERROR_TARGET_NOT_HALTED;
393 }
394
395 int retval = stm32x_check_operation_supported(bank);
396 if (ERROR_OK != retval)
397 return retval;
398
399 /* medium density - each bit refers to a 4bank protection
400 * high density - each bit refers to a 2bank protection */
401 retval = target_read_u32(target, STM32_FLASH_WRPR_B0, &protection);
402 if (retval != ERROR_OK)
403 return retval;
404
405 /* medium density - each protection bit is for 4 * 1K pages
406 * high density - each protection bit is for 2 * 2K pages */
407 num_bits = (bank->num_sectors / stm32x_info->ppage_size);
408
409 if (stm32x_info->ppage_size == 2) {
410 /* high density flash/connectivity line protection */
411
412 set = 1;
413
414 if (protection & (1 << 31))
415 set = 0;
416
417 /* bit 31 controls sector 62 - 255 protection for high density
418 * bit 31 controls sector 62 - 127 protection for connectivity line */
419 for (s = 62; s < bank->num_sectors; s++)
420 bank->sectors[s].is_protected = set;
421
422 if (bank->num_sectors > 61)
423 num_bits = 31;
424
425 for (i = 0; i < num_bits; i++) {
426 set = 1;
427
428 if (protection & (1 << i))
429 set = 0;
430
431 for (s = 0; s < stm32x_info->ppage_size; s++)
432 bank->sectors[(i * stm32x_info->ppage_size) + s].is_protected = set;
433 }
434 } else {
435 /* low/medium density flash protection */
436 for (i = 0; i < num_bits; i++) {
437 set = 1;
438
439 if (protection & (1 << i))
440 set = 0;
441
442 for (s = 0; s < stm32x_info->ppage_size; s++)
443 bank->sectors[(i * stm32x_info->ppage_size) + s].is_protected = set;
444 }
445 }
446
447 return ERROR_OK;
448 }
449
450 static int stm32x_erase(struct flash_bank *bank, int first, int last)
451 {
452 struct target *target = bank->target;
453 int i;
454
455 if (bank->target->state != TARGET_HALTED) {
456 LOG_ERROR("Target not halted");
457 return ERROR_TARGET_NOT_HALTED;
458 }
459
460 if ((first == 0) && (last == (bank->num_sectors - 1)))
461 return stm32x_mass_erase(bank);
462
463 /* unlock flash registers */
464 int retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_KEYR), KEY1);
465 if (retval != ERROR_OK)
466 return retval;
467 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_KEYR), KEY2);
468 if (retval != ERROR_OK)
469 return retval;
470
471 for (i = first; i <= last; i++) {
472 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_CR), FLASH_PER);
473 if (retval != ERROR_OK)
474 return retval;
475 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_AR),
476 bank->base + bank->sectors[i].offset);
477 if (retval != ERROR_OK)
478 return retval;
479 retval = target_write_u32(target,
480 stm32x_get_flash_reg(bank, STM32_FLASH_CR), FLASH_PER | FLASH_STRT);
481 if (retval != ERROR_OK)
482 return retval;
483
484 retval = stm32x_wait_status_busy(bank, 100);
485 if (retval != ERROR_OK)
486 return retval;
487
488 bank->sectors[i].is_erased = 1;
489 }
490
491 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_CR), FLASH_LOCK);
492 if (retval != ERROR_OK)
493 return retval;
494
495 return ERROR_OK;
496 }
497
498 static int stm32x_protect(struct flash_bank *bank, int set, int first, int last)
499 {
500 struct stm32x_flash_bank *stm32x_info = NULL;
501 struct target *target = bank->target;
502 uint16_t prot_reg[4] = {0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF};
503 int i, reg, bit;
504 int status;
505 uint32_t protection;
506
507 stm32x_info = bank->driver_priv;
508
509 if (target->state != TARGET_HALTED) {
510 LOG_ERROR("Target not halted");
511 return ERROR_TARGET_NOT_HALTED;
512 }
513
514 int retval = stm32x_check_operation_supported(bank);
515 if (ERROR_OK != retval)
516 return retval;
517
518 if ((first % stm32x_info->ppage_size) != 0) {
519 LOG_WARNING("aligned start protect sector to a %d sector boundary",
520 stm32x_info->ppage_size);
521 first = first - (first % stm32x_info->ppage_size);
522 }
523 if (((last + 1) % stm32x_info->ppage_size) != 0) {
524 LOG_WARNING("aligned end protect sector to a %d sector boundary",
525 stm32x_info->ppage_size);
526 last++;
527 last = last - (last % stm32x_info->ppage_size);
528 last--;
529 }
530
531 /* medium density - each bit refers to a 4bank protection
532 * high density - each bit refers to a 2bank protection */
533 retval = target_read_u32(target, STM32_FLASH_WRPR_B0, &protection);
534 if (retval != ERROR_OK)
535 return retval;
536
537 prot_reg[0] = (uint16_t)protection;
538 prot_reg[1] = (uint16_t)(protection >> 8);
539 prot_reg[2] = (uint16_t)(protection >> 16);
540 prot_reg[3] = (uint16_t)(protection >> 24);
541
542 if (stm32x_info->ppage_size == 2) {
543 /* high density flash */
544
545 /* bit 7 controls sector 62 - 255 protection */
546 if (last > 61) {
547 if (set)
548 prot_reg[3] &= ~(1 << 7);
549 else
550 prot_reg[3] |= (1 << 7);
551 }
552
553 if (first > 61)
554 first = 62;
555 if (last > 61)
556 last = 61;
557
558 for (i = first; i <= last; i++) {
559 reg = (i / stm32x_info->ppage_size) / 8;
560 bit = (i / stm32x_info->ppage_size) - (reg * 8);
561
562 if (set)
563 prot_reg[reg] &= ~(1 << bit);
564 else
565 prot_reg[reg] |= (1 << bit);
566 }
567 } else {
568 /* medium density flash */
569 for (i = first; i <= last; i++) {
570 reg = (i / stm32x_info->ppage_size) / 8;
571 bit = (i / stm32x_info->ppage_size) - (reg * 8);
572
573 if (set)
574 prot_reg[reg] &= ~(1 << bit);
575 else
576 prot_reg[reg] |= (1 << bit);
577 }
578 }
579
580 status = stm32x_erase_options(bank);
581 if (status != ERROR_OK)
582 return status;
583
584 stm32x_info->option_bytes.protection[0] = prot_reg[0];
585 stm32x_info->option_bytes.protection[1] = prot_reg[1];
586 stm32x_info->option_bytes.protection[2] = prot_reg[2];
587 stm32x_info->option_bytes.protection[3] = prot_reg[3];
588
589 return stm32x_write_options(bank);
590 }
591
592 static int stm32x_write_block(struct flash_bank *bank, uint8_t *buffer,
593 uint32_t offset, uint32_t count)
594 {
595 struct stm32x_flash_bank *stm32x_info = bank->driver_priv;
596 struct target *target = bank->target;
597 uint32_t buffer_size = 16384;
598 struct working_area *source;
599 uint32_t address = bank->base + offset;
600 struct reg_param reg_params[5];
601 struct armv7m_algorithm armv7m_info;
602 int retval = ERROR_OK;
603
604 /* see contrib/loaders/flash/stm32f1x.S for src */
605
606 static const uint8_t stm32x_flash_write_code[] = {
607 /* #define STM32_FLASH_CR_OFFSET 0x10 */
608 /* #define STM32_FLASH_SR_OFFSET 0x0C */
609 /* wait_fifo: */
610 0x16, 0x68, /* ldr r6, [r2, #0] */
611 0x00, 0x2e, /* cmp r6, #0 */
612 0x1a, 0xd0, /* beq exit */
613 0x55, 0x68, /* ldr r5, [r2, #4] */
614 0xb5, 0x42, /* cmp r5, r6 */
615 0xf9, 0xd0, /* beq wait_fifo */
616 0x01, 0x26, /* movs r6, #1 */
617 0x06, 0x61, /* str r6, [r0, #STM32_FLASH_CR_OFFSET] */
618 0x2e, 0x88, /* ldrh r6, [r5, #0] */
619 0x26, 0x80, /* strh r6, [r4, #0] */
620 0x02, 0x35, /* adds r5, #2 */
621 0x02, 0x34, /* adds r4, #2 */
622 /* busy: */
623 0xc6, 0x68, /* ldr r6, [r0, #STM32_FLASH_SR_OFFSET] */
624 0x01, 0x27, /* movs r7, #1 */
625 0x3e, 0x42, /* tst r6, r7 */
626 0xfb, 0xd1, /* bne busy */
627 0x14, 0x27, /* movs r7, #0x14 */
628 0x3e, 0x42, /* tst r6, r7 */
629 0x08, 0xd1, /* bne error */
630 0x9d, 0x42, /* cmp r5, r3 */
631 0x01, 0xd3, /* bcc no_wrap */
632 0x15, 0x46, /* mov r5, r2 */
633 0x08, 0x35, /* adds r5, #8 */
634 /* no_wrap: */
635 0x55, 0x60, /* str r5, [r2, #4] */
636 0x01, 0x39, /* subs r1, r1, #1 */
637 0x00, 0x29, /* cmp r1, #0 */
638 0x02, 0xd0, /* beq exit */
639 0xe3, 0xe7, /* b wait_fifo */
640 /* error: */
641 0x00, 0x20, /* movs r0, #0 */
642 0x50, 0x60, /* str r0, [r2, #4] */
643 /* exit: */
644 0x30, 0x46, /* mov r0, r6 */
645 0x00, 0xbe, /* bkpt #0 */
646 };
647
648 /* flash write code */
649 if (target_alloc_working_area(target, sizeof(stm32x_flash_write_code),
650 &stm32x_info->write_algorithm) != ERROR_OK) {
651 LOG_WARNING("no working area available, can't do block memory writes");
652 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
653 };
654
655 retval = target_write_buffer(target, stm32x_info->write_algorithm->address,
656 sizeof(stm32x_flash_write_code), (uint8_t *)stm32x_flash_write_code);
657 if (retval != ERROR_OK)
658 return retval;
659
660 /* memory buffer */
661 while (target_alloc_working_area_try(target, buffer_size, &source) != ERROR_OK) {
662 buffer_size /= 2;
663 buffer_size &= ~3UL; /* Make sure it's 4 byte aligned */
664 if (buffer_size <= 256) {
665 /* if we already allocated the writing code, but failed to get a
666 * buffer, free the algorithm */
667 if (stm32x_info->write_algorithm)
668 target_free_working_area(target, stm32x_info->write_algorithm);
669
670 LOG_WARNING("no large enough working area available, can't do block memory writes");
671 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
672 }
673 };
674
675 init_reg_param(&reg_params[0], "r0", 32, PARAM_IN_OUT); /* flash base (in), status (out) */
676 init_reg_param(&reg_params[1], "r1", 32, PARAM_OUT); /* count (halfword-16bit) */
677 init_reg_param(&reg_params[2], "r2", 32, PARAM_OUT); /* buffer start */
678 init_reg_param(&reg_params[3], "r3", 32, PARAM_OUT); /* buffer end */
679 init_reg_param(&reg_params[4], "r4", 32, PARAM_IN_OUT); /* target address */
680
681 buf_set_u32(reg_params[0].value, 0, 32, stm32x_info->register_base);
682 buf_set_u32(reg_params[1].value, 0, 32, count);
683 buf_set_u32(reg_params[2].value, 0, 32, source->address);
684 buf_set_u32(reg_params[3].value, 0, 32, source->address + source->size);
685 buf_set_u32(reg_params[4].value, 0, 32, address);
686
687 armv7m_info.common_magic = ARMV7M_COMMON_MAGIC;
688 armv7m_info.core_mode = ARMV7M_MODE_ANY;
689
690 retval = target_run_flash_async_algorithm(target, buffer, count, 2,
691 0, NULL,
692 5, reg_params,
693 source->address, source->size,
694 stm32x_info->write_algorithm->address, 0,
695 &armv7m_info);
696
697 if (retval == ERROR_FLASH_OPERATION_FAILED) {
698 LOG_ERROR("flash write failed at address 0x%"PRIx32,
699 buf_get_u32(reg_params[4].value, 0, 32));
700
701 if (buf_get_u32(reg_params[0].value, 0, 32) & FLASH_PGERR) {
702 LOG_ERROR("flash memory not erased before writing");
703 /* Clear but report errors */
704 target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_SR), FLASH_PGERR);
705 }
706
707 if (buf_get_u32(reg_params[0].value, 0, 32) & FLASH_WRPRTERR) {
708 LOG_ERROR("flash memory write protected");
709 /* Clear but report errors */
710 target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_SR), FLASH_WRPRTERR);
711 }
712 }
713
714 target_free_working_area(target, source);
715 target_free_working_area(target, stm32x_info->write_algorithm);
716
717 destroy_reg_param(&reg_params[0]);
718 destroy_reg_param(&reg_params[1]);
719 destroy_reg_param(&reg_params[2]);
720 destroy_reg_param(&reg_params[3]);
721 destroy_reg_param(&reg_params[4]);
722
723 return retval;
724 }
725
726 static int stm32x_write(struct flash_bank *bank, uint8_t *buffer,
727 uint32_t offset, uint32_t count)
728 {
729 struct target *target = bank->target;
730 uint32_t words_remaining = (count / 2);
731 uint32_t bytes_remaining = (count & 0x00000001);
732 uint32_t address = bank->base + offset;
733 uint32_t bytes_written = 0;
734 int retval;
735
736 if (bank->target->state != TARGET_HALTED) {
737 LOG_ERROR("Target not halted");
738 return ERROR_TARGET_NOT_HALTED;
739 }
740
741 if (offset & 0x1) {
742 LOG_WARNING("offset 0x%" PRIx32 " breaks required 2-byte alignment", offset);
743 return ERROR_FLASH_DST_BREAKS_ALIGNMENT;
744 }
745
746 /* unlock flash registers */
747 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_KEYR), KEY1);
748 if (retval != ERROR_OK)
749 return retval;
750 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_KEYR), KEY2);
751 if (retval != ERROR_OK)
752 return retval;
753
754 /* multiple half words (2-byte) to be programmed? */
755 if (words_remaining > 0) {
756 /* try using a block write */
757 retval = stm32x_write_block(bank, buffer, offset, words_remaining);
758 if (retval != ERROR_OK) {
759 if (retval == ERROR_TARGET_RESOURCE_NOT_AVAILABLE) {
760 /* if block write failed (no sufficient working area),
761 * we use normal (slow) single dword accesses */
762 LOG_WARNING("couldn't use block writes, falling back to single memory accesses");
763 }
764 } else {
765 buffer += words_remaining * 2;
766 address += words_remaining * 2;
767 words_remaining = 0;
768 }
769 }
770
771 if ((retval != ERROR_OK) && (retval != ERROR_TARGET_RESOURCE_NOT_AVAILABLE))
772 return retval;
773
774 while (words_remaining > 0) {
775 uint16_t value;
776 memcpy(&value, buffer + bytes_written, sizeof(uint16_t));
777
778 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_CR), FLASH_PG);
779 if (retval != ERROR_OK)
780 return retval;
781 retval = target_write_u16(target, address, value);
782 if (retval != ERROR_OK)
783 return retval;
784
785 retval = stm32x_wait_status_busy(bank, 5);
786 if (retval != ERROR_OK)
787 return retval;
788
789 bytes_written += 2;
790 words_remaining--;
791 address += 2;
792 }
793
794 if (bytes_remaining) {
795 uint16_t value = 0xffff;
796 memcpy(&value, buffer + bytes_written, bytes_remaining);
797
798 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_CR), FLASH_PG);
799 if (retval != ERROR_OK)
800 return retval;
801 retval = target_write_u16(target, address, value);
802 if (retval != ERROR_OK)
803 return retval;
804
805 retval = stm32x_wait_status_busy(bank, 5);
806 if (retval != ERROR_OK)
807 return retval;
808 }
809
810 return target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_CR), FLASH_LOCK);
811 }
812
813 static int stm32x_get_device_id(struct flash_bank *bank, uint32_t *device_id)
814 {
815 /* This check the device CPUID core register to detect
816 * the M0 from the M3 devices. */
817
818 struct target *target = bank->target;
819 uint32_t cpuid, device_id_register = 0;
820
821 /* Get the CPUID from the ARM Core
822 * http://infocenter.arm.com/help/topic/com.arm.doc.ddi0432c/DDI0432C_cortex_m0_r0p0_trm.pdf 4.2.1 */
823 int retval = target_read_u32(target, 0xE000ED00, &cpuid);
824 if (retval != ERROR_OK)
825 return retval;
826
827 if (((cpuid >> 4) & 0xFFF) == 0xC20) {
828 /* 0xC20 is M0 devices */
829 device_id_register = 0x40015800;
830 } else if (((cpuid >> 4) & 0xFFF) == 0xC23) {
831 /* 0xC23 is M3 devices */
832 device_id_register = 0xE0042000;
833 } else {
834 LOG_ERROR("Cannot identify target as a stm32x");
835 return ERROR_FAIL;
836 }
837
838 /* read stm32 device id register */
839 retval = target_read_u32(target, device_id_register, device_id);
840 if (retval != ERROR_OK)
841 return retval;
842
843 return retval;
844 }
845
846 static int stm32x_probe(struct flash_bank *bank)
847 {
848 struct target *target = bank->target;
849 struct stm32x_flash_bank *stm32x_info = bank->driver_priv;
850 int i;
851 uint16_t flash_size_in_kb;
852 uint32_t device_id;
853 int page_size;
854 uint32_t base_address = 0x08000000;
855
856
857 stm32x_info->probed = 0;
858 stm32x_info->register_base = FLASH_REG_BASE_B0;
859
860 /* read stm32 device id register */
861 int retval = stm32x_get_device_id(bank, &device_id);
862 if (retval != ERROR_OK)
863 return retval;
864
865 LOG_INFO("device id = 0x%08" PRIx32 "", device_id);
866
867 /* get flash size from target. */
868 retval = target_read_u16(target, 0x1FFFF7E0, &flash_size_in_kb);
869 if (retval != ERROR_OK) {
870 LOG_WARNING("failed reading flash size, default to max target family");
871 /* failed reading flash size, default to max target family */
872 flash_size_in_kb = 0xffff;
873 }
874
875 if ((device_id & 0xfff) == 0x410) {
876 /* medium density - we have 1k pages
877 * 4 pages for a protection area */
878 page_size = 1024;
879 stm32x_info->ppage_size = 4;
880
881 /* check for early silicon */
882 if (flash_size_in_kb == 0xffff) {
883 /* number of sectors incorrect on revA */
884 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 128k flash");
885 flash_size_in_kb = 128;
886 }
887 } else if ((device_id & 0xfff) == 0x412) {
888 /* low density - we have 1k pages
889 * 4 pages for a protection area */
890 page_size = 1024;
891 stm32x_info->ppage_size = 4;
892
893 /* check for early silicon */
894 if (flash_size_in_kb == 0xffff) {
895 /* number of sectors incorrect on revA */
896 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 32k flash");
897 flash_size_in_kb = 32;
898 }
899 } else if ((device_id & 0xfff) == 0x414) {
900 /* high density - we have 2k pages
901 * 2 pages for a protection area */
902 page_size = 2048;
903 stm32x_info->ppage_size = 2;
904
905 /* check for early silicon */
906 if (flash_size_in_kb == 0xffff) {
907 /* number of sectors incorrect on revZ */
908 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 512k flash");
909 flash_size_in_kb = 512;
910 }
911 } else if ((device_id & 0xfff) == 0x418) {
912 /* connectivity line density - we have 2k pages
913 * 2 pages for a protection area */
914 page_size = 2048;
915 stm32x_info->ppage_size = 2;
916
917 /* check for early silicon */
918 if (flash_size_in_kb == 0xffff) {
919 /* number of sectors incorrect on revZ */
920 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 256k flash");
921 flash_size_in_kb = 256;
922 }
923 } else if ((device_id & 0xfff) == 0x420) {
924 /* value line density - we have 1k pages
925 * 4 pages for a protection area */
926 page_size = 1024;
927 stm32x_info->ppage_size = 4;
928
929 /* check for early silicon */
930 if (flash_size_in_kb == 0xffff) {
931 /* number of sectors may be incorrrect on early silicon */
932 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 128k flash");
933 flash_size_in_kb = 128;
934 }
935 } else if ((device_id & 0xfff) == 0x428) {
936 /* value line High density - we have 2k pages
937 * 4 pages for a protection area */
938 page_size = 2048;
939 stm32x_info->ppage_size = 4;
940
941 /* check for early silicon */
942 if (flash_size_in_kb == 0xffff) {
943 /* number of sectors may be incorrrect on early silicon */
944 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 128k flash");
945 flash_size_in_kb = 128;
946 }
947 } else if ((device_id & 0xfff) == 0x430) {
948 /* xl line density - we have 2k pages
949 * 2 pages for a protection area */
950 page_size = 2048;
951 stm32x_info->ppage_size = 2;
952 stm32x_info->has_dual_banks = true;
953
954 /* check for early silicon */
955 if (flash_size_in_kb == 0xffff) {
956 /* number of sectors may be incorrrect on early silicon */
957 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 1024k flash");
958 flash_size_in_kb = 1024;
959 }
960
961 /* split reported size into matching bank */
962 if (bank->base != 0x08080000) {
963 /* bank 0 will be fixed 512k */
964 flash_size_in_kb = 512;
965 } else {
966 flash_size_in_kb -= 512;
967 /* bank1 also uses a register offset */
968 stm32x_info->register_base = FLASH_REG_BASE_B1;
969 base_address = 0x08080000;
970 }
971 } else if ((device_id & 0xfff) == 0x440) {
972 /* stm32f0x - we have 1k pages
973 * 4 pages for a protection area */
974 page_size = 1024;
975 stm32x_info->ppage_size = 4;
976
977 /* check for early silicon */
978 if (flash_size_in_kb == 0xffff) {
979 /* number of sectors incorrect on revZ */
980 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming 64k flash");
981 flash_size_in_kb = 64;
982 }
983 } else {
984 LOG_WARNING("Cannot identify target as a STM32 family.");
985 return ERROR_FAIL;
986 }
987
988 LOG_INFO("flash size = %dkbytes", flash_size_in_kb);
989
990 /* did we assign flash size? */
991 assert(flash_size_in_kb != 0xffff);
992
993 /* calculate numbers of pages */
994 int num_pages = flash_size_in_kb * 1024 / page_size;
995
996 /* check that calculation result makes sense */
997 assert(num_pages > 0);
998
999 if (bank->sectors) {
1000 free(bank->sectors);
1001 bank->sectors = NULL;
1002 }
1003
1004 bank->base = base_address;
1005 bank->size = (num_pages * page_size);
1006 bank->num_sectors = num_pages;
1007 bank->sectors = malloc(sizeof(struct flash_sector) * num_pages);
1008
1009 for (i = 0; i < num_pages; i++) {
1010 bank->sectors[i].offset = i * page_size;
1011 bank->sectors[i].size = page_size;
1012 bank->sectors[i].is_erased = -1;
1013 bank->sectors[i].is_protected = 1;
1014 }
1015
1016 stm32x_info->probed = 1;
1017
1018 return ERROR_OK;
1019 }
1020
1021 static int stm32x_auto_probe(struct flash_bank *bank)
1022 {
1023 struct stm32x_flash_bank *stm32x_info = bank->driver_priv;
1024 if (stm32x_info->probed)
1025 return ERROR_OK;
1026 return stm32x_probe(bank);
1027 }
1028
1029 #if 0
1030 COMMAND_HANDLER(stm32x_handle_part_id_command)
1031 {
1032 return ERROR_OK;
1033 }
1034 #endif
1035
1036 static int get_stm32x_info(struct flash_bank *bank, char *buf, int buf_size)
1037 {
1038 uint32_t device_id;
1039 int printed;
1040
1041 /* read stm32 device id register */
1042 int retval = stm32x_get_device_id(bank, &device_id);
1043 if (retval != ERROR_OK)
1044 return retval;
1045
1046 if ((device_id & 0xfff) == 0x410) {
1047 printed = snprintf(buf, buf_size, "stm32x (Medium Density) - Rev: ");
1048 buf += printed;
1049 buf_size -= printed;
1050
1051 switch (device_id >> 16) {
1052 case 0x0000:
1053 snprintf(buf, buf_size, "A");
1054 break;
1055
1056 case 0x2000:
1057 snprintf(buf, buf_size, "B");
1058 break;
1059
1060 case 0x2001:
1061 snprintf(buf, buf_size, "Z");
1062 break;
1063
1064 case 0x2003:
1065 snprintf(buf, buf_size, "Y");
1066 break;
1067
1068 default:
1069 snprintf(buf, buf_size, "unknown");
1070 break;
1071 }
1072 } else if ((device_id & 0xfff) == 0x412) {
1073 printed = snprintf(buf, buf_size, "stm32x (Low Density) - Rev: ");
1074 buf += printed;
1075 buf_size -= printed;
1076
1077 switch (device_id >> 16) {
1078 case 0x1000:
1079 snprintf(buf, buf_size, "A");
1080 break;
1081
1082 default:
1083 snprintf(buf, buf_size, "unknown");
1084 break;
1085 }
1086 } else if ((device_id & 0xfff) == 0x414) {
1087 printed = snprintf(buf, buf_size, "stm32x (High Density) - Rev: ");
1088 buf += printed;
1089 buf_size -= printed;
1090
1091 switch (device_id >> 16) {
1092 case 0x1000:
1093 snprintf(buf, buf_size, "A");
1094 break;
1095
1096 case 0x1001:
1097 snprintf(buf, buf_size, "Z");
1098 break;
1099
1100 default:
1101 snprintf(buf, buf_size, "unknown");
1102 break;
1103 }
1104 } else if ((device_id & 0xfff) == 0x418) {
1105 printed = snprintf(buf, buf_size, "stm32x (Connectivity) - Rev: ");
1106 buf += printed;
1107 buf_size -= printed;
1108
1109 switch (device_id >> 16) {
1110 case 0x1000:
1111 snprintf(buf, buf_size, "A");
1112 break;
1113
1114 case 0x1001:
1115 snprintf(buf, buf_size, "Z");
1116 break;
1117
1118 default:
1119 snprintf(buf, buf_size, "unknown");
1120 break;
1121 }
1122 } else if ((device_id & 0xfff) == 0x420) {
1123 printed = snprintf(buf, buf_size, "stm32x (Value) - Rev: ");
1124 buf += printed;
1125 buf_size -= printed;
1126
1127 switch (device_id >> 16) {
1128 case 0x1000:
1129 snprintf(buf, buf_size, "A");
1130 break;
1131
1132 case 0x1001:
1133 snprintf(buf, buf_size, "Z");
1134 break;
1135
1136 default:
1137 snprintf(buf, buf_size, "unknown");
1138 break;
1139 }
1140 } else if ((device_id & 0xfff) == 0x428) {
1141 printed = snprintf(buf, buf_size, "stm32x (Value HD) - Rev: ");
1142 buf += printed;
1143 buf_size -= printed;
1144
1145 switch (device_id >> 16) {
1146 case 0x1000:
1147 snprintf(buf, buf_size, "A");
1148 break;
1149
1150 case 0x1001:
1151 snprintf(buf, buf_size, "Z");
1152 break;
1153
1154 default:
1155 snprintf(buf, buf_size, "unknown");
1156 break;
1157 }
1158 } else if ((device_id & 0xfff) == 0x430) {
1159 printed = snprintf(buf, buf_size, "stm32x (XL) - Rev: ");
1160 buf += printed;
1161 buf_size -= printed;
1162
1163 switch (device_id >> 16) {
1164 case 0x1000:
1165 snprintf(buf, buf_size, "A");
1166 break;
1167
1168 default:
1169 snprintf(buf, buf_size, "unknown");
1170 break;
1171 }
1172 } else if ((device_id & 0xfff) == 0x440) {
1173 printed = snprintf(buf, buf_size, "stm32f0x - Rev: ");
1174 buf += printed;
1175 buf_size -= printed;
1176
1177 switch (device_id >> 16) {
1178 case 0x1000:
1179 snprintf(buf, buf_size, "A");
1180 break;
1181
1182 default:
1183 snprintf(buf, buf_size, "unknown");
1184 break;
1185 }
1186 } else {
1187 snprintf(buf, buf_size, "Cannot identify target as a stm32x\n");
1188 return ERROR_FAIL;
1189 }
1190
1191 return ERROR_OK;
1192 }
1193
1194 COMMAND_HANDLER(stm32x_handle_lock_command)
1195 {
1196 struct target *target = NULL;
1197 struct stm32x_flash_bank *stm32x_info = NULL;
1198
1199 if (CMD_ARGC < 1)
1200 return ERROR_COMMAND_SYNTAX_ERROR;
1201
1202 struct flash_bank *bank;
1203 int retval = CALL_COMMAND_HANDLER(flash_command_get_bank, 0, &bank);
1204 if (ERROR_OK != retval)
1205 return retval;
1206
1207 stm32x_info = bank->driver_priv;
1208
1209 target = bank->target;
1210
1211 if (target->state != TARGET_HALTED) {
1212 LOG_ERROR("Target not halted");
1213 return ERROR_TARGET_NOT_HALTED;
1214 }
1215
1216 retval = stm32x_check_operation_supported(bank);
1217 if (ERROR_OK != retval)
1218 return retval;
1219
1220 if (stm32x_erase_options(bank) != ERROR_OK) {
1221 command_print(CMD_CTX, "stm32x failed to erase options");
1222 return ERROR_OK;
1223 }
1224
1225 /* set readout protection */
1226 stm32x_info->option_bytes.RDP = 0;
1227
1228 if (stm32x_write_options(bank) != ERROR_OK) {
1229 command_print(CMD_CTX, "stm32x failed to lock device");
1230 return ERROR_OK;
1231 }
1232
1233 command_print(CMD_CTX, "stm32x locked");
1234
1235 return ERROR_OK;
1236 }
1237
1238 COMMAND_HANDLER(stm32x_handle_unlock_command)
1239 {
1240 struct target *target = NULL;
1241
1242 if (CMD_ARGC < 1)
1243 return ERROR_COMMAND_SYNTAX_ERROR;
1244
1245 struct flash_bank *bank;
1246 int retval = CALL_COMMAND_HANDLER(flash_command_get_bank, 0, &bank);
1247 if (ERROR_OK != retval)
1248 return retval;
1249
1250 target = bank->target;
1251
1252 if (target->state != TARGET_HALTED) {
1253 LOG_ERROR("Target not halted");
1254 return ERROR_TARGET_NOT_HALTED;
1255 }
1256
1257 retval = stm32x_check_operation_supported(bank);
1258 if (ERROR_OK != retval)
1259 return retval;
1260
1261 if (stm32x_erase_options(bank) != ERROR_OK) {
1262 command_print(CMD_CTX, "stm32x failed to unlock device");
1263 return ERROR_OK;
1264 }
1265
1266 if (stm32x_write_options(bank) != ERROR_OK) {
1267 command_print(CMD_CTX, "stm32x failed to lock device");
1268 return ERROR_OK;
1269 }
1270
1271 command_print(CMD_CTX, "stm32x unlocked.\n"
1272 "INFO: a reset or power cycle is required "
1273 "for the new settings to take effect.");
1274
1275 return ERROR_OK;
1276 }
1277
1278 COMMAND_HANDLER(stm32x_handle_options_read_command)
1279 {
1280 uint32_t optionbyte;
1281 struct target *target = NULL;
1282 struct stm32x_flash_bank *stm32x_info = NULL;
1283
1284 if (CMD_ARGC < 1)
1285 return ERROR_COMMAND_SYNTAX_ERROR;
1286
1287 struct flash_bank *bank;
1288 int retval = CALL_COMMAND_HANDLER(flash_command_get_bank, 0, &bank);
1289 if (ERROR_OK != retval)
1290 return retval;
1291
1292 stm32x_info = bank->driver_priv;
1293
1294 target = bank->target;
1295
1296 if (target->state != TARGET_HALTED) {
1297 LOG_ERROR("Target not halted");
1298 return ERROR_TARGET_NOT_HALTED;
1299 }
1300
1301 retval = stm32x_check_operation_supported(bank);
1302 if (ERROR_OK != retval)
1303 return retval;
1304
1305 retval = target_read_u32(target, STM32_FLASH_OBR_B0, &optionbyte);
1306 if (retval != ERROR_OK)
1307 return retval;
1308 command_print(CMD_CTX, "Option Byte: 0x%" PRIx32 "", optionbyte);
1309
1310 if (buf_get_u32((uint8_t *)&optionbyte, OPT_ERROR, 1))
1311 command_print(CMD_CTX, "Option Byte Complement Error");
1312
1313 if (buf_get_u32((uint8_t *)&optionbyte, OPT_READOUT, 1))
1314 command_print(CMD_CTX, "Readout Protection On");
1315 else
1316 command_print(CMD_CTX, "Readout Protection Off");
1317
1318 if (buf_get_u32((uint8_t *)&optionbyte, OPT_RDWDGSW, 1))
1319 command_print(CMD_CTX, "Software Watchdog");
1320 else
1321 command_print(CMD_CTX, "Hardware Watchdog");
1322
1323 if (buf_get_u32((uint8_t *)&optionbyte, OPT_RDRSTSTOP, 1))
1324 command_print(CMD_CTX, "Stop: No reset generated");
1325 else
1326 command_print(CMD_CTX, "Stop: Reset generated");
1327
1328 if (buf_get_u32((uint8_t *)&optionbyte, OPT_RDRSTSTDBY, 1))
1329 command_print(CMD_CTX, "Standby: No reset generated");
1330 else
1331 command_print(CMD_CTX, "Standby: Reset generated");
1332
1333 if (stm32x_info->has_dual_banks) {
1334 if (buf_get_u32((uint8_t *)&optionbyte, OPT_BFB2, 1))
1335 command_print(CMD_CTX, "Boot: Bank 0");
1336 else
1337 command_print(CMD_CTX, "Boot: Bank 1");
1338 }
1339
1340 return ERROR_OK;
1341 }
1342
1343 COMMAND_HANDLER(stm32x_handle_options_write_command)
1344 {
1345 struct target *target = NULL;
1346 struct stm32x_flash_bank *stm32x_info = NULL;
1347 uint16_t optionbyte = 0xF8;
1348
1349 if (CMD_ARGC < 4)
1350 return ERROR_COMMAND_SYNTAX_ERROR;
1351
1352 struct flash_bank *bank;
1353 int retval = CALL_COMMAND_HANDLER(flash_command_get_bank, 0, &bank);
1354 if (ERROR_OK != retval)
1355 return retval;
1356
1357 stm32x_info = bank->driver_priv;
1358
1359 target = bank->target;
1360
1361 if (target->state != TARGET_HALTED) {
1362 LOG_ERROR("Target not halted");
1363 return ERROR_TARGET_NOT_HALTED;
1364 }
1365
1366 retval = stm32x_check_operation_supported(bank);
1367 if (ERROR_OK != retval)
1368 return retval;
1369
1370 /* REVISIT: ignores some options which we will display...
1371 * and doesn't insist on the specified syntax.
1372 */
1373
1374 /* OPT_RDWDGSW */
1375 if (strcmp(CMD_ARGV[1], "SWWDG") == 0)
1376 optionbyte |= (1 << 0);
1377 else /* REVISIT must be "HWWDG" then ... */
1378 optionbyte &= ~(1 << 0);
1379
1380 /* OPT_RDRSTSTOP */
1381 if (strcmp(CMD_ARGV[2], "NORSTSTOP") == 0)
1382 optionbyte |= (1 << 1);
1383 else /* REVISIT must be "RSTSTNDBY" then ... */
1384 optionbyte &= ~(1 << 1);
1385
1386 /* OPT_RDRSTSTDBY */
1387 if (strcmp(CMD_ARGV[3], "NORSTSTNDBY") == 0)
1388 optionbyte |= (1 << 2);
1389 else /* REVISIT must be "RSTSTOP" then ... */
1390 optionbyte &= ~(1 << 2);
1391
1392 if (CMD_ARGC > 4 && stm32x_info->has_dual_banks) {
1393 /* OPT_BFB2 */
1394 if (strcmp(CMD_ARGV[4], "BOOT0") == 0)
1395 optionbyte |= (1 << 3);
1396 else
1397 optionbyte &= ~(1 << 3);
1398 }
1399
1400 if (stm32x_erase_options(bank) != ERROR_OK) {
1401 command_print(CMD_CTX, "stm32x failed to erase options");
1402 return ERROR_OK;
1403 }
1404
1405 stm32x_info->option_bytes.user_options = optionbyte;
1406
1407 if (stm32x_write_options(bank) != ERROR_OK) {
1408 command_print(CMD_CTX, "stm32x failed to write options");
1409 return ERROR_OK;
1410 }
1411
1412 command_print(CMD_CTX, "stm32x write options complete.\n"
1413 "INFO: a reset or power cycle is required "
1414 "for the new settings to take effect.");
1415
1416 return ERROR_OK;
1417 }
1418
1419 static int stm32x_mass_erase(struct flash_bank *bank)
1420 {
1421 struct target *target = bank->target;
1422
1423 if (target->state != TARGET_HALTED) {
1424 LOG_ERROR("Target not halted");
1425 return ERROR_TARGET_NOT_HALTED;
1426 }
1427
1428 /* unlock option flash registers */
1429 int retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_KEYR), KEY1);
1430 if (retval != ERROR_OK)
1431 return retval;
1432 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_KEYR), KEY2);
1433 if (retval != ERROR_OK)
1434 return retval;
1435
1436 /* mass erase flash memory */
1437 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_CR), FLASH_MER);
1438 if (retval != ERROR_OK)
1439 return retval;
1440 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_CR),
1441 FLASH_MER | FLASH_STRT);
1442 if (retval != ERROR_OK)
1443 return retval;
1444
1445 retval = stm32x_wait_status_busy(bank, 100);
1446 if (retval != ERROR_OK)
1447 return retval;
1448
1449 retval = target_write_u32(target, stm32x_get_flash_reg(bank, STM32_FLASH_CR), FLASH_LOCK);
1450 if (retval != ERROR_OK)
1451 return retval;
1452
1453 return ERROR_OK;
1454 }
1455
1456 COMMAND_HANDLER(stm32x_handle_mass_erase_command)
1457 {
1458 int i;
1459
1460 if (CMD_ARGC < 1)
1461 return ERROR_COMMAND_SYNTAX_ERROR;
1462
1463 struct flash_bank *bank;
1464 int retval = CALL_COMMAND_HANDLER(flash_command_get_bank, 0, &bank);
1465 if (ERROR_OK != retval)
1466 return retval;
1467
1468 retval = stm32x_mass_erase(bank);
1469 if (retval == ERROR_OK) {
1470 /* set all sectors as erased */
1471 for (i = 0; i < bank->num_sectors; i++)
1472 bank->sectors[i].is_erased = 1;
1473
1474 command_print(CMD_CTX, "stm32x mass erase complete");
1475 } else
1476 command_print(CMD_CTX, "stm32x mass erase failed");
1477
1478 return retval;
1479 }
1480
1481 static const struct command_registration stm32x_exec_command_handlers[] = {
1482 {
1483 .name = "lock",
1484 .handler = stm32x_handle_lock_command,
1485 .mode = COMMAND_EXEC,
1486 .usage = "bank_id",
1487 .help = "Lock entire flash device.",
1488 },
1489 {
1490 .name = "unlock",
1491 .handler = stm32x_handle_unlock_command,
1492 .mode = COMMAND_EXEC,
1493 .usage = "bank_id",
1494 .help = "Unlock entire protected flash device.",
1495 },
1496 {
1497 .name = "mass_erase",
1498 .handler = stm32x_handle_mass_erase_command,
1499 .mode = COMMAND_EXEC,
1500 .usage = "bank_id",
1501 .help = "Erase entire flash device.",
1502 },
1503 {
1504 .name = "options_read",
1505 .handler = stm32x_handle_options_read_command,
1506 .mode = COMMAND_EXEC,
1507 .usage = "bank_id",
1508 .help = "Read and display device option byte.",
1509 },
1510 {
1511 .name = "options_write",
1512 .handler = stm32x_handle_options_write_command,
1513 .mode = COMMAND_EXEC,
1514 .usage = "bank_id ('SWWDG'|'HWWDG') "
1515 "('RSTSTNDBY'|'NORSTSTNDBY') "
1516 "('RSTSTOP'|'NORSTSTOP')",
1517 .help = "Replace bits in device option byte.",
1518 },
1519 COMMAND_REGISTRATION_DONE
1520 };
1521
1522 static const struct command_registration stm32x_command_handlers[] = {
1523 {
1524 .name = "stm32f1x",
1525 .mode = COMMAND_ANY,
1526 .help = "stm32f1x flash command group",
1527 .usage = "",
1528 .chain = stm32x_exec_command_handlers,
1529 },
1530 COMMAND_REGISTRATION_DONE
1531 };
1532
1533 struct flash_driver stm32f1x_flash = {
1534 .name = "stm32f1x",
1535 .commands = stm32x_command_handlers,
1536 .flash_bank_command = stm32x_flash_bank_command,
1537 .erase = stm32x_erase,
1538 .protect = stm32x_protect,
1539 .write = stm32x_write,
1540 .read = default_flash_read,
1541 .probe = stm32x_probe,
1542 .auto_probe = stm32x_auto_probe,
1543 .erase_check = default_flash_mem_blank_check,
1544 .protect_check = stm32x_protect_check,
1545 .info = get_stm32x_info,
1546 };
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)