1 /***************************************************************************
2 * Copyright (C) 2007 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Partially based on drivers/mtd/nand_ids.c from Linux. *
6 * Copyright (C) 2002 Thomas Gleixner <tglx@linutronix.de> *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
28 #include "time_support.h"
31 static int handle_nand_list_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
32 static int handle_nand_probe_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
33 static int handle_nand_check_bad_blocks_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
34 static int handle_nand_info_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
35 static int handle_nand_write_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
36 static int handle_nand_dump_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
37 static int handle_nand_erase_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
39 static int handle_nand_raw_access_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
41 static int nand_read_page(struct nand_device_s
*device
, uint32_t page
, uint8_t *data
, uint32_t data_size
, uint8_t *oob
, uint32_t oob_size
);
42 //static int nand_read_plain(struct nand_device_s *device, uint32_t address, uint8_t *data, uint32_t data_size);
44 static int nand_write_page(struct nand_device_s
*device
, uint32_t page
, uint8_t *data
, uint32_t data_size
, uint8_t *oob
, uint32_t oob_size
);
46 /* NAND flash controller
48 extern nand_flash_controller_t davinci_nand_controller
;
49 extern nand_flash_controller_t lpc3180_nand_controller
;
50 extern nand_flash_controller_t orion_nand_controller
;
51 extern nand_flash_controller_t s3c2410_nand_controller
;
52 extern nand_flash_controller_t s3c2412_nand_controller
;
53 extern nand_flash_controller_t s3c2440_nand_controller
;
54 extern nand_flash_controller_t s3c2443_nand_controller
;
56 /* extern nand_flash_controller_t boundary_scan_nand_controller; */
58 static nand_flash_controller_t
*nand_flash_controllers
[] =
60 &davinci_nand_controller
,
61 &lpc3180_nand_controller
,
62 &orion_nand_controller
,
63 &s3c2410_nand_controller
,
64 &s3c2412_nand_controller
,
65 &s3c2440_nand_controller
,
66 &s3c2443_nand_controller
,
67 /* &boundary_scan_nand_controller, */
71 /* configured NAND devices and NAND Flash command handler */
72 static nand_device_t
*nand_devices
= NULL
;
73 static command_t
*nand_cmd
;
77 * Name, ID code, pagesize, chipsize in MegaByte, eraseblock size,
80 * Pagesize; 0, 256, 512
81 * 0 get this information from the extended chip ID
82 * 256 256 Byte page size
83 * 512 512 Byte page size
85 static nand_info_t nand_flash_ids
[] =
87 /* start "museum" IDs */
88 {"NAND 1MiB 5V 8-bit", 0x6e, 256, 1, 0x1000, 0},
89 {"NAND 2MiB 5V 8-bit", 0x64, 256, 2, 0x1000, 0},
90 {"NAND 4MiB 5V 8-bit", 0x6b, 512, 4, 0x2000, 0},
91 {"NAND 1MiB 3,3V 8-bit", 0xe8, 256, 1, 0x1000, 0},
92 {"NAND 1MiB 3,3V 8-bit", 0xec, 256, 1, 0x1000, 0},
93 {"NAND 2MiB 3,3V 8-bit", 0xea, 256, 2, 0x1000, 0},
94 {"NAND 4MiB 3,3V 8-bit", 0xd5, 512, 4, 0x2000, 0},
95 {"NAND 4MiB 3,3V 8-bit", 0xe3, 512, 4, 0x2000, 0},
96 {"NAND 4MiB 3,3V 8-bit", 0xe5, 512, 4, 0x2000, 0},
97 {"NAND 8MiB 3,3V 8-bit", 0xd6, 512, 8, 0x2000, 0},
99 {"NAND 8MiB 1,8V 8-bit", 0x39, 512, 8, 0x2000, 0},
100 {"NAND 8MiB 3,3V 8-bit", 0xe6, 512, 8, 0x2000, 0},
101 {"NAND 8MiB 1,8V 16-bit", 0x49, 512, 8, 0x2000, NAND_BUSWIDTH_16
},
102 {"NAND 8MiB 3,3V 16-bit", 0x59, 512, 8, 0x2000, NAND_BUSWIDTH_16
},
103 /* end "museum" IDs */
105 {"NAND 16MiB 1,8V 8-bit", 0x33, 512, 16, 0x4000, 0},
106 {"NAND 16MiB 3,3V 8-bit", 0x73, 512, 16, 0x4000, 0},
107 {"NAND 16MiB 1,8V 16-bit", 0x43, 512, 16, 0x4000, NAND_BUSWIDTH_16
},
108 {"NAND 16MiB 3,3V 16-bit", 0x53, 512, 16, 0x4000, NAND_BUSWIDTH_16
},
110 {"NAND 32MiB 1,8V 8-bit", 0x35, 512, 32, 0x4000, 0},
111 {"NAND 32MiB 3,3V 8-bit", 0x75, 512, 32, 0x4000, 0},
112 {"NAND 32MiB 1,8V 16-bit", 0x45, 512, 32, 0x4000, NAND_BUSWIDTH_16
},
113 {"NAND 32MiB 3,3V 16-bit", 0x55, 512, 32, 0x4000, NAND_BUSWIDTH_16
},
115 {"NAND 64MiB 1,8V 8-bit", 0x36, 512, 64, 0x4000, 0},
116 {"NAND 64MiB 3,3V 8-bit", 0x76, 512, 64, 0x4000, 0},
117 {"NAND 64MiB 1,8V 16-bit", 0x46, 512, 64, 0x4000, NAND_BUSWIDTH_16
},
118 {"NAND 64MiB 3,3V 16-bit", 0x56, 512, 64, 0x4000, NAND_BUSWIDTH_16
},
120 {"NAND 128MiB 1,8V 8-bit", 0x78, 512, 128, 0x4000, 0},
121 {"NAND 128MiB 1,8V 8-bit", 0x39, 512, 128, 0x4000, 0},
122 {"NAND 128MiB 3,3V 8-bit", 0x79, 512, 128, 0x4000, 0},
123 {"NAND 128MiB 1,8V 16-bit", 0x72, 512, 128, 0x4000, NAND_BUSWIDTH_16
},
124 {"NAND 128MiB 1,8V 16-bit", 0x49, 512, 128, 0x4000, NAND_BUSWIDTH_16
},
125 {"NAND 128MiB 3,3V 16-bit", 0x74, 512, 128, 0x4000, NAND_BUSWIDTH_16
},
126 {"NAND 128MiB 3,3V 16-bit", 0x59, 512, 128, 0x4000, NAND_BUSWIDTH_16
},
128 {"NAND 256MiB 3,3V 8-bit", 0x71, 512, 256, 0x4000, 0},
130 {"NAND 64MiB 1,8V 8-bit", 0xA2, 0, 64, 0, LP_OPTIONS
},
131 {"NAND 64MiB 3,3V 8-bit", 0xF2, 0, 64, 0, LP_OPTIONS
},
132 {"NAND 64MiB 1,8V 16-bit", 0xB2, 0, 64, 0, LP_OPTIONS16
},
133 {"NAND 64MiB 3,3V 16-bit", 0xC2, 0, 64, 0, LP_OPTIONS16
},
135 {"NAND 128MiB 1,8V 8-bit", 0xA1, 0, 128, 0, LP_OPTIONS
},
136 {"NAND 128MiB 3,3V 8-bit", 0xF1, 0, 128, 0, LP_OPTIONS
},
137 {"NAND 128MiB 1,8V 16-bit", 0xB1, 0, 128, 0, LP_OPTIONS16
},
138 {"NAND 128MiB 3,3V 16-bit", 0xC1, 0, 128, 0, LP_OPTIONS16
},
140 {"NAND 256MiB 1,8V 8-bit", 0xAA, 0, 256, 0, LP_OPTIONS
},
141 {"NAND 256MiB 3,3V 8-bit", 0xDA, 0, 256, 0, LP_OPTIONS
},
142 {"NAND 256MiB 1,8V 16-bit", 0xBA, 0, 256, 0, LP_OPTIONS16
},
143 {"NAND 256MiB 3,3V 16-bit", 0xCA, 0, 256, 0, LP_OPTIONS16
},
145 {"NAND 512MiB 1,8V 8-bit", 0xAC, 0, 512, 0, LP_OPTIONS
},
146 {"NAND 512MiB 3,3V 8-bit", 0xDC, 0, 512, 0, LP_OPTIONS
},
147 {"NAND 512MiB 1,8V 16-bit", 0xBC, 0, 512, 0, LP_OPTIONS16
},
148 {"NAND 512MiB 3,3V 16-bit", 0xCC, 0, 512, 0, LP_OPTIONS16
},
150 {"NAND 1GiB 1,8V 8-bit", 0xA3, 0, 1024, 0, LP_OPTIONS
},
151 {"NAND 1GiB 3,3V 8-bit", 0xD3, 0, 1024, 0, LP_OPTIONS
},
152 {"NAND 1GiB 1,8V 16-bit", 0xB3, 0, 1024, 0, LP_OPTIONS16
},
153 {"NAND 1GiB 3,3V 16-bit", 0xC3, 0, 1024, 0, LP_OPTIONS16
},
155 {"NAND 2GiB 1,8V 8-bit", 0xA5, 0, 2048, 0, LP_OPTIONS
},
156 {"NAND 2GiB 3,3V 8-bit", 0xD5, 0, 2048, 0, LP_OPTIONS
},
157 {"NAND 2GiB 1,8V 16-bit", 0xB5, 0, 2048, 0, LP_OPTIONS16
},
158 {"NAND 2GiB 3,3V 16-bit", 0xC5, 0, 2048, 0, LP_OPTIONS16
},
160 {NULL
, 0, 0, 0, 0, 0 }
163 /* Manufacturer ID list
165 static nand_manufacturer_t nand_manuf_ids
[] =
168 {NAND_MFR_TOSHIBA
, "Toshiba"},
169 {NAND_MFR_SAMSUNG
, "Samsung"},
170 {NAND_MFR_FUJITSU
, "Fujitsu"},
171 {NAND_MFR_NATIONAL
, "National"},
172 {NAND_MFR_RENESAS
, "Renesas"},
173 {NAND_MFR_STMICRO
, "ST Micro"},
174 {NAND_MFR_HYNIX
, "Hynix"},
175 {NAND_MFR_MICRON
, "Micron"},
180 * Define default oob placement schemes for large and small page devices
184 static nand_ecclayout_t nand_oob_8
= {
195 static nand_ecclayout_t nand_oob_16
= {
197 .eccpos
= {0, 1, 2, 3, 6, 7},
203 static nand_ecclayout_t nand_oob_64
= {
206 40, 41, 42, 43, 44, 45, 46, 47,
207 48, 49, 50, 51, 52, 53, 54, 55,
208 56, 57, 58, 59, 60, 61, 62, 63},
214 /* nand device <nand_controller> [controller options]
216 static int handle_nand_device_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
223 LOG_WARNING("incomplete flash device nand configuration");
224 return ERROR_FLASH_BANK_INVALID
;
227 for (i
= 0; nand_flash_controllers
[i
]; i
++)
229 nand_device_t
*p
, *c
;
231 if (strcmp(args
[0], nand_flash_controllers
[i
]->name
) == 0)
233 /* register flash specific commands */
234 if ((retval
= nand_flash_controllers
[i
]->register_commands(cmd_ctx
)) != ERROR_OK
)
236 LOG_ERROR("couldn't register '%s' commands", args
[0]);
240 c
= malloc(sizeof(nand_device_t
));
242 c
->controller
= nand_flash_controllers
[i
];
243 c
->controller_priv
= NULL
;
244 c
->manufacturer
= NULL
;
247 c
->address_cycles
= 0;
252 if ((retval
= nand_flash_controllers
[i
]->nand_device_command(cmd_ctx
, cmd
, args
, argc
, c
)) != ERROR_OK
)
254 LOG_ERROR("'%s' driver rejected nand flash", c
->controller
->name
);
259 /* put NAND device in linked list */
262 /* find last flash device */
263 for (p
= nand_devices
; p
&& p
->next
; p
= p
->next
);
276 /* no valid NAND controller was found (i.e. the configuration option,
277 * didn't match one of the compiled-in controllers)
279 LOG_ERROR("No valid NAND flash controller found (%s)", args
[0]);
280 LOG_ERROR("compiled-in NAND flash controllers:");
281 for (i
= 0; nand_flash_controllers
[i
]; i
++)
283 LOG_ERROR("%i: %s", i
, nand_flash_controllers
[i
]->name
);
289 int nand_register_commands(struct command_context_s
*cmd_ctx
)
291 nand_cmd
= register_command(cmd_ctx
, NULL
, "nand", NULL
, COMMAND_ANY
, "NAND specific commands");
293 register_command(cmd_ctx
, nand_cmd
, "device", handle_nand_device_command
, COMMAND_CONFIG
, NULL
);
298 int nand_init(struct command_context_s
*cmd_ctx
)
302 register_command(cmd_ctx
, nand_cmd
, "list", handle_nand_list_command
, COMMAND_EXEC
,
303 "list configured NAND flash devices");
304 register_command(cmd_ctx
, nand_cmd
, "info", handle_nand_info_command
, COMMAND_EXEC
,
305 "print info about NAND flash device <num>");
306 register_command(cmd_ctx
, nand_cmd
, "probe", handle_nand_probe_command
, COMMAND_EXEC
,
307 "identify NAND flash device <num>");
308 register_command(cmd_ctx
, nand_cmd
, "check_bad_blocks", handle_nand_check_bad_blocks_command
, COMMAND_EXEC
,
309 "check NAND flash device <num> for bad blocks [<offset> <length>]");
310 register_command(cmd_ctx
, nand_cmd
, "erase", handle_nand_erase_command
, COMMAND_EXEC
,
311 "erase blocks on NAND flash device <num> <offset> <length>");
312 register_command(cmd_ctx
, nand_cmd
, "dump", handle_nand_dump_command
, COMMAND_EXEC
,
313 "dump from NAND flash device <num> <filename> "
314 "<offset> <length> [oob_raw | oob_only]");
315 register_command(cmd_ctx
, nand_cmd
, "write", handle_nand_write_command
, COMMAND_EXEC
,
316 "write to NAND flash device <num> <filename> <offset> [oob_raw | oob_only | oob_softecc | oob_softecc_kw]");
317 register_command(cmd_ctx
, nand_cmd
, "raw_access", handle_nand_raw_access_command
, COMMAND_EXEC
,
318 "raw access to NAND flash device <num> ['enable'|'disable']");
324 nand_device_t
*get_nand_device_by_num(int num
)
329 for (p
= nand_devices
; p
; p
= p
->next
)
340 static int nand_build_bbt(struct nand_device_s
*device
, int first
, int last
)
346 if ((first
< 0) || (first
>= device
->num_blocks
))
349 if ((last
>= device
->num_blocks
) || (last
== -1))
350 last
= device
->num_blocks
- 1;
352 for (i
= first
; i
< last
; i
++)
354 nand_read_page(device
, page
, NULL
, 0, oob
, 6);
356 if (((device
->device
->options
& NAND_BUSWIDTH_16
) && ((oob
[0] & oob
[1]) != 0xff))
357 || (((device
->page_size
== 512) && (oob
[5] != 0xff)) ||
358 ((device
->page_size
== 2048) && (oob
[0] != 0xff))))
360 LOG_WARNING("bad block: %i", i
);
361 device
->blocks
[i
].is_bad
= 1;
365 device
->blocks
[i
].is_bad
= 0;
368 page
+= (device
->erase_size
/ device
->page_size
);
374 int nand_read_status(struct nand_device_s
*device
, uint8_t *status
)
377 return ERROR_NAND_DEVICE_NOT_PROBED
;
379 /* Send read status command */
380 device
->controller
->command(device
, NAND_CMD_STATUS
);
385 if (device
->device
->options
& NAND_BUSWIDTH_16
)
388 device
->controller
->read_data(device
, &data
);
389 *status
= data
& 0xff;
393 device
->controller
->read_data(device
, status
);
399 static int nand_poll_ready(struct nand_device_s
*device
, int timeout
)
403 device
->controller
->command(device
, NAND_CMD_STATUS
);
405 if (device
->device
->options
& NAND_BUSWIDTH_16
) {
407 device
->controller
->read_data(device
, &data
);
408 status
= data
& 0xff;
410 device
->controller
->read_data(device
, &status
);
412 if (status
& NAND_STATUS_READY
)
417 return (status
& NAND_STATUS_READY
) != 0;
420 int nand_probe(struct nand_device_s
*device
)
422 uint8_t manufacturer_id
, device_id
;
427 /* clear device data */
428 device
->device
= NULL
;
429 device
->manufacturer
= NULL
;
431 /* clear device parameters */
432 device
->bus_width
= 0;
433 device
->address_cycles
= 0;
434 device
->page_size
= 0;
435 device
->erase_size
= 0;
437 /* initialize controller (device parameters are zero, use controller default) */
438 if ((retval
= device
->controller
->init(device
) != ERROR_OK
))
442 case ERROR_NAND_OPERATION_FAILED
:
443 LOG_DEBUG("controller initialization failed");
444 return ERROR_NAND_OPERATION_FAILED
;
445 case ERROR_NAND_OPERATION_NOT_SUPPORTED
:
446 LOG_ERROR("BUG: controller reported that it doesn't support default parameters");
447 return ERROR_NAND_OPERATION_FAILED
;
449 LOG_ERROR("BUG: unknown controller initialization failure");
450 return ERROR_NAND_OPERATION_FAILED
;
454 device
->controller
->command(device
, NAND_CMD_RESET
);
455 device
->controller
->reset(device
);
457 device
->controller
->command(device
, NAND_CMD_READID
);
458 device
->controller
->address(device
, 0x0);
460 if (device
->bus_width
== 8)
462 device
->controller
->read_data(device
, &manufacturer_id
);
463 device
->controller
->read_data(device
, &device_id
);
468 device
->controller
->read_data(device
, &data_buf
);
469 manufacturer_id
= data_buf
& 0xff;
470 device
->controller
->read_data(device
, &data_buf
);
471 device_id
= data_buf
& 0xff;
474 for (i
= 0; nand_flash_ids
[i
].name
; i
++)
476 if (nand_flash_ids
[i
].id
== device_id
)
478 device
->device
= &nand_flash_ids
[i
];
483 for (i
= 0; nand_manuf_ids
[i
].name
; i
++)
485 if (nand_manuf_ids
[i
].id
== manufacturer_id
)
487 device
->manufacturer
= &nand_manuf_ids
[i
];
492 if (!device
->manufacturer
)
494 device
->manufacturer
= &nand_manuf_ids
[0];
495 device
->manufacturer
->id
= manufacturer_id
;
500 LOG_ERROR("unknown NAND flash device found, manufacturer id: 0x%2.2x device id: 0x%2.2x",
501 manufacturer_id
, device_id
);
502 return ERROR_NAND_OPERATION_FAILED
;
505 LOG_DEBUG("found %s (%s)", device
->device
->name
, device
->manufacturer
->name
);
507 /* initialize device parameters */
510 if (device
->device
->options
& NAND_BUSWIDTH_16
)
511 device
->bus_width
= 16;
513 device
->bus_width
= 8;
515 /* Do we need extended device probe information? */
516 if (device
->device
->page_size
== 0 ||
517 device
->device
->erase_size
== 0)
519 if (device
->bus_width
== 8)
521 device
->controller
->read_data(device
, id_buff
+ 3);
522 device
->controller
->read_data(device
, id_buff
+ 4);
523 device
->controller
->read_data(device
, id_buff
+ 5);
529 device
->controller
->read_data(device
, &data_buf
);
530 id_buff
[3] = data_buf
;
532 device
->controller
->read_data(device
, &data_buf
);
533 id_buff
[4] = data_buf
;
535 device
->controller
->read_data(device
, &data_buf
);
536 id_buff
[5] = data_buf
>> 8;
541 if (device
->device
->page_size
== 0)
543 device
->page_size
= 1 << (10 + (id_buff
[4] & 3));
545 else if (device
->device
->page_size
== 256)
547 LOG_ERROR("NAND flashes with 256 byte pagesize are not supported");
548 return ERROR_NAND_OPERATION_FAILED
;
552 device
->page_size
= device
->device
->page_size
;
555 /* number of address cycles */
556 if (device
->page_size
<= 512)
558 /* small page devices */
559 if (device
->device
->chip_size
<= 32)
560 device
->address_cycles
= 3;
561 else if (device
->device
->chip_size
<= 8*1024)
562 device
->address_cycles
= 4;
565 LOG_ERROR("BUG: small page NAND device with more than 8 GiB encountered");
566 device
->address_cycles
= 5;
571 /* large page devices */
572 if (device
->device
->chip_size
<= 128)
573 device
->address_cycles
= 4;
574 else if (device
->device
->chip_size
<= 32*1024)
575 device
->address_cycles
= 5;
578 LOG_ERROR("BUG: large page NAND device with more than 32 GiB encountered");
579 device
->address_cycles
= 6;
584 if (device
->device
->erase_size
== 0)
586 switch ((id_buff
[4] >> 4) & 3) {
588 device
->erase_size
= 64 << 10;
591 device
->erase_size
= 128 << 10;
594 device
->erase_size
= 256 << 10;
597 device
->erase_size
=512 << 10;
603 device
->erase_size
= device
->device
->erase_size
;
606 /* initialize controller, but leave parameters at the controllers default */
607 if ((retval
= device
->controller
->init(device
) != ERROR_OK
))
611 case ERROR_NAND_OPERATION_FAILED
:
612 LOG_DEBUG("controller initialization failed");
613 return ERROR_NAND_OPERATION_FAILED
;
614 case ERROR_NAND_OPERATION_NOT_SUPPORTED
:
615 LOG_ERROR("controller doesn't support requested parameters (buswidth: %i, address cycles: %i, page size: %i)",
616 device
->bus_width
, device
->address_cycles
, device
->page_size
);
617 return ERROR_NAND_OPERATION_FAILED
;
619 LOG_ERROR("BUG: unknown controller initialization failure");
620 return ERROR_NAND_OPERATION_FAILED
;
624 device
->num_blocks
= (device
->device
->chip_size
* 1024) / (device
->erase_size
/ 1024);
625 device
->blocks
= malloc(sizeof(nand_block_t
) * device
->num_blocks
);
627 for (i
= 0; i
< device
->num_blocks
; i
++)
629 device
->blocks
[i
].size
= device
->erase_size
;
630 device
->blocks
[i
].offset
= i
* device
->erase_size
;
631 device
->blocks
[i
].is_erased
= -1;
632 device
->blocks
[i
].is_bad
= -1;
638 int nand_erase(struct nand_device_s
*device
, int first_block
, int last_block
)
646 return ERROR_NAND_DEVICE_NOT_PROBED
;
648 if ((first_block
< 0) || (last_block
> device
->num_blocks
))
649 return ERROR_INVALID_ARGUMENTS
;
651 /* make sure we know if a block is bad before erasing it */
652 for (i
= first_block
; i
<= last_block
; i
++)
654 if (device
->blocks
[i
].is_bad
== -1)
656 nand_build_bbt(device
, i
, last_block
);
661 for (i
= first_block
; i
<= last_block
; i
++)
663 /* Send erase setup command */
664 device
->controller
->command(device
, NAND_CMD_ERASE1
);
666 page
= i
* (device
->erase_size
/ device
->page_size
);
668 /* Send page address */
669 if (device
->page_size
<= 512)
672 device
->controller
->address(device
, page
& 0xff);
673 device
->controller
->address(device
, (page
>> 8) & 0xff);
675 /* 3rd cycle only on devices with more than 32 MiB */
676 if (device
->address_cycles
>= 4)
677 device
->controller
->address(device
, (page
>> 16) & 0xff);
679 /* 4th cycle only on devices with more than 8 GiB */
680 if (device
->address_cycles
>= 5)
681 device
->controller
->address(device
, (page
>> 24) & 0xff);
686 device
->controller
->address(device
, page
& 0xff);
687 device
->controller
->address(device
, (page
>> 8) & 0xff);
689 /* 3rd cycle only on devices with more than 128 MiB */
690 if (device
->address_cycles
>= 5)
691 device
->controller
->address(device
, (page
>> 16) & 0xff);
694 /* Send erase confirm command */
695 device
->controller
->command(device
, NAND_CMD_ERASE2
);
697 retval
= device
->controller
->nand_ready
?
698 device
->controller
->nand_ready(device
, 1000) :
699 nand_poll_ready(device
, 1000);
701 LOG_ERROR("timeout waiting for NAND flash block erase to complete");
702 return ERROR_NAND_OPERATION_TIMEOUT
;
705 if ((retval
= nand_read_status(device
, &status
)) != ERROR_OK
)
707 LOG_ERROR("couldn't read status");
708 return ERROR_NAND_OPERATION_FAILED
;
713 LOG_ERROR("erase operation didn't pass, status: 0x%2.2x", status
);
714 return ERROR_NAND_OPERATION_FAILED
;
717 device
->blocks
[i
].is_erased
= 1;
724 static int nand_read_plain(struct nand_device_s
*device
, uint32_t address
, uint8_t *data
, uint32_t data_size
)
729 return ERROR_NAND_DEVICE_NOT_PROBED
;
731 if (address
% device
->page_size
)
733 LOG_ERROR("reads need to be page aligned");
734 return ERROR_NAND_OPERATION_FAILED
;
737 page
= malloc(device
->page_size
);
739 while (data_size
> 0 )
741 uint32_t thisrun_size
= (data_size
> device
->page_size
) ? device
->page_size
: data_size
;
742 uint32_t page_address
;
745 page_address
= address
/ device
->page_size
;
747 nand_read_page(device
, page_address
, page
, device
->page_size
, NULL
, 0);
749 memcpy(data
, page
, thisrun_size
);
751 address
+= thisrun_size
;
752 data
+= thisrun_size
;
753 data_size
-= thisrun_size
;
761 static int nand_write_plain(struct nand_device_s
*device
, uint32_t address
, uint8_t *data
, uint32_t data_size
)
766 return ERROR_NAND_DEVICE_NOT_PROBED
;
768 if (address
% device
->page_size
)
770 LOG_ERROR("writes need to be page aligned");
771 return ERROR_NAND_OPERATION_FAILED
;
774 page
= malloc(device
->page_size
);
776 while (data_size
> 0 )
778 uint32_t thisrun_size
= (data_size
> device
->page_size
) ? device
->page_size
: data_size
;
779 uint32_t page_address
;
781 memset(page
, 0xff, device
->page_size
);
782 memcpy(page
, data
, thisrun_size
);
784 page_address
= address
/ device
->page_size
;
786 nand_write_page(device
, page_address
, page
, device
->page_size
, NULL
, 0);
788 address
+= thisrun_size
;
789 data
+= thisrun_size
;
790 data_size
-= thisrun_size
;
799 int nand_write_page(struct nand_device_s
*device
, uint32_t page
, uint8_t *data
, uint32_t data_size
, uint8_t *oob
, uint32_t oob_size
)
804 return ERROR_NAND_DEVICE_NOT_PROBED
;
806 block
= page
/ (device
->erase_size
/ device
->page_size
);
807 if (device
->blocks
[block
].is_erased
== 1)
808 device
->blocks
[block
].is_erased
= 0;
810 if (device
->use_raw
|| device
->controller
->write_page
== NULL
)
811 return nand_write_page_raw(device
, page
, data
, data_size
, oob
, oob_size
);
813 return device
->controller
->write_page(device
, page
, data
, data_size
, oob
, oob_size
);
816 static int nand_read_page(struct nand_device_s
*device
, uint32_t page
, uint8_t *data
, uint32_t data_size
, uint8_t *oob
, uint32_t oob_size
)
819 return ERROR_NAND_DEVICE_NOT_PROBED
;
821 if (device
->use_raw
|| device
->controller
->read_page
== NULL
)
822 return nand_read_page_raw(device
, page
, data
, data_size
, oob
, oob_size
);
824 return device
->controller
->read_page(device
, page
, data
, data_size
, oob
, oob_size
);
827 int nand_read_page_raw(struct nand_device_s
*device
, uint32_t page
, uint8_t *data
, uint32_t data_size
, uint8_t *oob
, uint32_t oob_size
)
832 return ERROR_NAND_DEVICE_NOT_PROBED
;
834 if (device
->page_size
<= 512)
836 /* small page device */
838 device
->controller
->command(device
, NAND_CMD_READ0
);
840 device
->controller
->command(device
, NAND_CMD_READOOB
);
842 /* column (always 0, we start at the beginning of a page/OOB area) */
843 device
->controller
->address(device
, 0x0);
846 device
->controller
->address(device
, page
& 0xff);
847 device
->controller
->address(device
, (page
>> 8) & 0xff);
849 /* 4th cycle only on devices with more than 32 MiB */
850 if (device
->address_cycles
>= 4)
851 device
->controller
->address(device
, (page
>> 16) & 0xff);
853 /* 5th cycle only on devices with more than 8 GiB */
854 if (device
->address_cycles
>= 5)
855 device
->controller
->address(device
, (page
>> 24) & 0xff);
859 /* large page device */
860 device
->controller
->command(device
, NAND_CMD_READ0
);
862 /* column (0 when we start at the beginning of a page,
863 * or 2048 for the beginning of OOB area)
865 device
->controller
->address(device
, 0x0);
867 device
->controller
->address(device
, 0x0);
869 device
->controller
->address(device
, 0x8);
872 device
->controller
->address(device
, page
& 0xff);
873 device
->controller
->address(device
, (page
>> 8) & 0xff);
875 /* 5th cycle only on devices with more than 128 MiB */
876 if (device
->address_cycles
>= 5)
877 device
->controller
->address(device
, (page
>> 16) & 0xff);
879 /* large page devices need a start command */
880 device
->controller
->command(device
, NAND_CMD_READSTART
);
883 if (device
->controller
->nand_ready
) {
884 if (!device
->controller
->nand_ready(device
, 100))
885 return ERROR_NAND_OPERATION_TIMEOUT
;
892 if (device
->controller
->read_block_data
!= NULL
)
893 (device
->controller
->read_block_data
)(device
, data
, data_size
);
896 for (i
= 0; i
< data_size
;)
898 if (device
->device
->options
& NAND_BUSWIDTH_16
)
900 device
->controller
->read_data(device
, data
);
906 device
->controller
->read_data(device
, data
);
916 if (device
->controller
->read_block_data
!= NULL
)
917 (device
->controller
->read_block_data
)(device
, oob
, oob_size
);
920 for (i
= 0; i
< oob_size
;)
922 if (device
->device
->options
& NAND_BUSWIDTH_16
)
924 device
->controller
->read_data(device
, oob
);
930 device
->controller
->read_data(device
, oob
);
941 int nand_write_page_raw(struct nand_device_s
*device
, uint32_t page
, uint8_t *data
, uint32_t data_size
, uint8_t *oob
, uint32_t oob_size
)
948 return ERROR_NAND_DEVICE_NOT_PROBED
;
950 device
->controller
->command(device
, NAND_CMD_SEQIN
);
952 if (device
->page_size
<= 512)
954 /* column (always 0, we start at the beginning of a page/OOB area) */
955 device
->controller
->address(device
, 0x0);
958 device
->controller
->address(device
, page
& 0xff);
959 device
->controller
->address(device
, (page
>> 8) & 0xff);
961 /* 4th cycle only on devices with more than 32 MiB */
962 if (device
->address_cycles
>= 4)
963 device
->controller
->address(device
, (page
>> 16) & 0xff);
965 /* 5th cycle only on devices with more than 8 GiB */
966 if (device
->address_cycles
>= 5)
967 device
->controller
->address(device
, (page
>> 24) & 0xff);
971 /* column (0 when we start at the beginning of a page,
972 * or 2048 for the beginning of OOB area)
974 device
->controller
->address(device
, 0x0);
976 device
->controller
->address(device
, 0x0);
978 device
->controller
->address(device
, 0x8);
981 device
->controller
->address(device
, page
& 0xff);
982 device
->controller
->address(device
, (page
>> 8) & 0xff);
984 /* 5th cycle only on devices with more than 128 MiB */
985 if (device
->address_cycles
>= 5)
986 device
->controller
->address(device
, (page
>> 16) & 0xff);
991 if (device
->controller
->write_block_data
!= NULL
)
992 (device
->controller
->write_block_data
)(device
, data
, data_size
);
995 for (i
= 0; i
< data_size
;)
997 if (device
->device
->options
& NAND_BUSWIDTH_16
)
999 uint16_t data_buf
= le_to_h_u16(data
);
1000 device
->controller
->write_data(device
, data_buf
);
1006 device
->controller
->write_data(device
, *data
);
1016 if (device
->controller
->write_block_data
!= NULL
)
1017 (device
->controller
->write_block_data
)(device
, oob
, oob_size
);
1020 for (i
= 0; i
< oob_size
;)
1022 if (device
->device
->options
& NAND_BUSWIDTH_16
)
1024 uint16_t oob_buf
= le_to_h_u16(data
);
1025 device
->controller
->write_data(device
, oob_buf
);
1031 device
->controller
->write_data(device
, *oob
);
1039 device
->controller
->command(device
, NAND_CMD_PAGEPROG
);
1041 retval
= device
->controller
->nand_ready
?
1042 device
->controller
->nand_ready(device
, 100) :
1043 nand_poll_ready(device
, 100);
1045 return ERROR_NAND_OPERATION_TIMEOUT
;
1047 if ((retval
= nand_read_status(device
, &status
)) != ERROR_OK
)
1049 LOG_ERROR("couldn't read status");
1050 return ERROR_NAND_OPERATION_FAILED
;
1053 if (status
& NAND_STATUS_FAIL
)
1055 LOG_ERROR("write operation didn't pass, status: 0x%2.2x", status
);
1056 return ERROR_NAND_OPERATION_FAILED
;
1062 int handle_nand_list_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1069 command_print(cmd_ctx
, "no NAND flash devices configured");
1073 for (p
= nand_devices
, i
= 0; p
; p
= p
->next
, i
++)
1076 command_print(cmd_ctx
, "#%i: %s (%s) pagesize: %i, buswidth: %i, erasesize: %i",
1077 i
, p
->device
->name
, p
->manufacturer
->name
, p
->page_size
, p
->bus_width
, p
->erase_size
);
1079 command_print(cmd_ctx
, "#%i: not probed", i
);
1085 static int handle_nand_info_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1095 return ERROR_COMMAND_SYNTAX_ERROR
;
1101 first
= last
= strtoul(args
[1], NULL
, 0);
1104 first
= strtoul(args
[1], NULL
, 0);
1105 last
= strtoul(args
[2], NULL
, 0);
1109 p
= get_nand_device_by_num(strtoul(args
[0], NULL
, 0));
1114 if (first
>= p
->num_blocks
)
1115 first
= p
->num_blocks
- 1;
1117 if (last
>= p
->num_blocks
)
1118 last
= p
->num_blocks
- 1;
1120 command_print(cmd_ctx
, "#%i: %s (%s) pagesize: %i, buswidth: %i, erasesize: %i",
1121 i
++, p
->device
->name
, p
->manufacturer
->name
, p
->page_size
, p
->bus_width
, p
->erase_size
);
1123 for (j
= first
; j
<= last
; j
++)
1125 char *erase_state
, *bad_state
;
1127 if (p
->blocks
[j
].is_erased
== 0)
1128 erase_state
= "not erased";
1129 else if (p
->blocks
[j
].is_erased
== 1)
1130 erase_state
= "erased";
1132 erase_state
= "erase state unknown";
1134 if (p
->blocks
[j
].is_bad
== 0)
1136 else if (p
->blocks
[j
].is_bad
== 1)
1137 bad_state
= " (marked bad)";
1139 bad_state
= " (block condition unknown)";
1141 command_print(cmd_ctx
,
1142 "\t#%i: 0x%8.8" PRIx32
" (%" PRId32
"kB) %s%s",
1144 p
->blocks
[j
].offset
,
1145 p
->blocks
[j
].size
/ 1024,
1152 command_print(cmd_ctx
, "#%s: not probed", args
[0]);
1159 static int handle_nand_probe_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1166 return ERROR_COMMAND_SYNTAX_ERROR
;
1169 p
= get_nand_device_by_num(strtoul(args
[0], NULL
, 0));
1172 if ((retval
= nand_probe(p
)) == ERROR_OK
)
1174 command_print(cmd_ctx
, "NAND flash device '%s' found", p
->device
->name
);
1176 else if (retval
== ERROR_NAND_OPERATION_FAILED
)
1178 command_print(cmd_ctx
, "probing failed for NAND flash device");
1182 command_print(cmd_ctx
, "unknown error when probing NAND flash device");
1187 command_print(cmd_ctx
, "NAND flash device '#%s' is out of bounds", args
[0]);
1193 static int handle_nand_erase_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1200 return ERROR_COMMAND_SYNTAX_ERROR
;
1204 p
= get_nand_device_by_num(strtoul(args
[0], NULL
, 0));
1208 unsigned long offset
;
1209 unsigned long length
;
1211 offset
= strtoul(args
[1], &cp
, 0);
1212 if (*cp
|| offset
== ULONG_MAX
|| offset
% p
->erase_size
)
1214 return ERROR_INVALID_ARGUMENTS
;
1216 offset
/= p
->erase_size
;
1218 length
= strtoul(args
[2], &cp
, 0);
1219 if (*cp
|| length
== ULONG_MAX
|| length
% p
->erase_size
)
1221 return ERROR_INVALID_ARGUMENTS
;
1224 length
/= p
->erase_size
;
1226 retval
= nand_erase(p
, offset
, offset
+ length
);
1227 if (retval
== ERROR_OK
)
1229 command_print(cmd_ctx
, "successfully erased blocks "
1230 "%lu to %lu on NAND flash device '%s'",
1231 offset
, offset
+ length
, p
->device
->name
);
1233 else if (retval
== ERROR_NAND_OPERATION_FAILED
)
1235 command_print(cmd_ctx
, "erase failed");
1239 command_print(cmd_ctx
, "unknown error when erasing NAND flash device");
1244 command_print(cmd_ctx
, "NAND flash device '#%s' is out of bounds", args
[0]);
1250 int handle_nand_check_bad_blocks_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1257 if ((argc
< 1) || (argc
> 3) || (argc
== 2))
1259 return ERROR_COMMAND_SYNTAX_ERROR
;
1263 p
= get_nand_device_by_num(strtoul(args
[0], NULL
, 0));
1265 command_print(cmd_ctx
, "NAND flash device '#%s' is out of bounds",
1267 return ERROR_INVALID_ARGUMENTS
;
1273 unsigned long offset
;
1274 unsigned long length
;
1276 offset
= strtoul(args
[1], &cp
, 0);
1277 if (*cp
|| offset
== ULONG_MAX
|| offset
% p
->erase_size
)
1279 return ERROR_INVALID_ARGUMENTS
;
1281 offset
/= p
->erase_size
;
1283 length
= strtoul(args
[2], &cp
, 0);
1284 if (*cp
|| length
== ULONG_MAX
|| length
% p
->erase_size
)
1286 return ERROR_INVALID_ARGUMENTS
;
1289 length
/= p
->erase_size
;
1292 last
= offset
+ length
;
1295 retval
= nand_build_bbt(p
, first
, last
);
1296 if (retval
== ERROR_OK
)
1298 command_print(cmd_ctx
, "checked NAND flash device for bad blocks, "
1299 "use \"nand info\" command to list blocks");
1301 else if (retval
== ERROR_NAND_OPERATION_FAILED
)
1303 command_print(cmd_ctx
, "error when checking for bad blocks on "
1304 "NAND flash device");
1308 command_print(cmd_ctx
, "unknown error when checking for bad "
1309 "blocks on NAND flash device");
1315 static int handle_nand_write_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1318 uint32_t binary_size
;
1320 enum oob_formats oob_format
= NAND_OOB_NONE
;
1324 duration_t duration
;
1325 char *duration_text
;
1331 return ERROR_COMMAND_SYNTAX_ERROR
;
1335 p
= get_nand_device_by_num(strtoul(args
[0], NULL
, 0));
1338 uint8_t *page
= NULL
;
1339 uint32_t page_size
= 0;
1340 uint8_t *oob
= NULL
;
1341 uint32_t oob_size
= 0;
1342 const int *eccpos
= NULL
;
1344 offset
= strtoul(args
[2], NULL
, 0);
1349 for (i
= 3; i
< argc
; i
++)
1351 if (!strcmp(args
[i
], "oob_raw"))
1352 oob_format
|= NAND_OOB_RAW
;
1353 else if (!strcmp(args
[i
], "oob_only"))
1354 oob_format
|= NAND_OOB_RAW
| NAND_OOB_ONLY
;
1355 else if (!strcmp(args
[i
], "oob_softecc"))
1356 oob_format
|= NAND_OOB_SW_ECC
;
1357 else if (!strcmp(args
[i
], "oob_softecc_kw"))
1358 oob_format
|= NAND_OOB_SW_ECC_KW
;
1361 command_print(cmd_ctx
, "unknown option: %s", args
[i
]);
1362 return ERROR_COMMAND_SYNTAX_ERROR
;
1367 duration_start_measure(&duration
);
1369 if (fileio_open(&fileio
, args
[1], FILEIO_READ
, FILEIO_BINARY
) != ERROR_OK
)
1374 buf_cnt
= binary_size
= fileio
.size
;
1376 if (!(oob_format
& NAND_OOB_ONLY
))
1378 page_size
= p
->page_size
;
1379 page
= malloc(p
->page_size
);
1382 if (oob_format
& (NAND_OOB_RAW
| NAND_OOB_SW_ECC
| NAND_OOB_SW_ECC_KW
))
1384 if (p
->page_size
== 512) {
1386 eccpos
= nand_oob_16
.eccpos
;
1387 } else if (p
->page_size
== 2048) {
1389 eccpos
= nand_oob_64
.eccpos
;
1391 oob
= malloc(oob_size
);
1394 if (offset
% p
->page_size
)
1396 command_print(cmd_ctx
, "only page size aligned offsets and sizes are supported");
1397 fileio_close(&fileio
);
1409 fileio_read(&fileio
, page_size
, page
, &size_read
);
1410 buf_cnt
-= size_read
;
1411 if (size_read
< page_size
)
1413 memset(page
+ size_read
, 0xff, page_size
- size_read
);
1417 if (oob_format
& NAND_OOB_SW_ECC
)
1421 memset(oob
, 0xff, oob_size
);
1422 for (i
= 0, j
= 0; i
< page_size
; i
+= 256) {
1423 nand_calculate_ecc(p
, page
+ i
, ecc
);
1424 oob
[eccpos
[j
++]] = ecc
[0];
1425 oob
[eccpos
[j
++]] = ecc
[1];
1426 oob
[eccpos
[j
++]] = ecc
[2];
1428 } else if (oob_format
& NAND_OOB_SW_ECC_KW
)
1431 * In this case eccpos is not used as
1432 * the ECC data is always stored contigously
1433 * at the end of the OOB area. It consists
1434 * of 10 bytes per 512-byte data block.
1437 uint8_t *ecc
= oob
+ oob_size
- page_size
/512 * 10;
1438 memset(oob
, 0xff, oob_size
);
1439 for (i
= 0; i
< page_size
; i
+= 512) {
1440 nand_calculate_ecc_kw(p
, page
+ i
, ecc
);
1444 else if (NULL
!= oob
)
1446 fileio_read(&fileio
, oob_size
, oob
, &size_read
);
1447 buf_cnt
-= size_read
;
1448 if (size_read
< oob_size
)
1450 memset(oob
+ size_read
, 0xff, oob_size
- size_read
);
1454 if (nand_write_page(p
, offset
/ p
->page_size
, page
, page_size
, oob
, oob_size
) != ERROR_OK
)
1456 command_print(cmd_ctx
, "failed writing file %s to NAND flash %s at offset 0x%8.8" PRIx32
"",
1457 args
[1], args
[0], offset
);
1459 fileio_close(&fileio
);
1465 offset
+= page_size
;
1468 fileio_close(&fileio
);
1473 duration_stop_measure(&duration
, &duration_text
);
1474 command_print(cmd_ctx
, "wrote file %s to NAND flash %s up to offset 0x%8.8" PRIx32
" in %s",
1475 args
[1], args
[0], offset
, duration_text
);
1476 free(duration_text
);
1477 duration_text
= NULL
;
1481 command_print(cmd_ctx
, "NAND flash device '#%s' is out of bounds", args
[0]);
1487 static int handle_nand_dump_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1493 return ERROR_COMMAND_SYNTAX_ERROR
;
1496 p
= get_nand_device_by_num(strtoul(args
[0], NULL
, 0));
1502 duration_t duration
;
1503 char *duration_text
;
1506 uint8_t *page
= NULL
;
1507 uint32_t page_size
= 0;
1508 uint8_t *oob
= NULL
;
1509 uint32_t oob_size
= 0;
1510 uint32_t address
= strtoul(args
[2], NULL
, 0);
1511 uint32_t size
= strtoul(args
[3], NULL
, 0);
1512 uint32_t bytes_done
= 0;
1513 enum oob_formats oob_format
= NAND_OOB_NONE
;
1518 for (i
= 4; i
< argc
; i
++)
1520 if (!strcmp(args
[i
], "oob_raw"))
1521 oob_format
|= NAND_OOB_RAW
;
1522 else if (!strcmp(args
[i
], "oob_only"))
1523 oob_format
|= NAND_OOB_RAW
| NAND_OOB_ONLY
;
1525 command_print(cmd_ctx
, "unknown option: '%s'", args
[i
]);
1529 if ((address
% p
->page_size
) || (size
% p
->page_size
))
1531 command_print(cmd_ctx
, "only page size aligned addresses and sizes are supported");
1535 if (!(oob_format
& NAND_OOB_ONLY
))
1537 page_size
= p
->page_size
;
1538 page
= malloc(p
->page_size
);
1541 if (oob_format
& NAND_OOB_RAW
)
1543 if (p
->page_size
== 512)
1545 else if (p
->page_size
== 2048)
1547 oob
= malloc(oob_size
);
1550 if (fileio_open(&fileio
, args
[1], FILEIO_WRITE
, FILEIO_BINARY
) != ERROR_OK
)
1555 duration_start_measure(&duration
);
1559 uint32_t size_written
;
1560 if ((retval
= nand_read_page(p
, address
/ p
->page_size
, page
, page_size
, oob
, oob_size
)) != ERROR_OK
)
1562 command_print(cmd_ctx
, "reading NAND flash page failed");
1565 fileio_close(&fileio
);
1571 fileio_write(&fileio
, page_size
, page
, &size_written
);
1572 bytes_done
+= page_size
;
1577 fileio_write(&fileio
, oob_size
, oob
, &size_written
);
1578 bytes_done
+= oob_size
;
1581 size
-= p
->page_size
;
1582 address
+= p
->page_size
;
1589 fileio_close(&fileio
);
1591 duration_stop_measure(&duration
, &duration_text
);
1592 command_print(cmd_ctx
, "dumped %lld byte in %s", fileio
.size
, duration_text
);
1593 free(duration_text
);
1594 duration_text
= NULL
;
1598 command_print(cmd_ctx
, "#%s: not probed", args
[0]);
1603 command_print(cmd_ctx
, "NAND flash device '#%s' is out of bounds", args
[0]);
1609 static int handle_nand_raw_access_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1613 if ((argc
< 1) || (argc
> 2))
1615 return ERROR_COMMAND_SYNTAX_ERROR
;
1618 p
= get_nand_device_by_num(strtoul(args
[0], NULL
, 0));
1625 if (strcmp("enable", args
[1]) == 0)
1629 else if (strcmp("disable", args
[1]) == 0)
1635 return ERROR_COMMAND_SYNTAX_ERROR
;
1639 command_print(cmd_ctx
, "raw access is %s", (p
->use_raw
) ? "enabled" : "disabled");
1643 command_print(cmd_ctx
, "#%s: not probed", args
[0]);
1648 command_print(cmd_ctx
, "NAND flash device '#%s' is out of bounds", args
[0]);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)